32-bit ARM Cortex M3 RISC microcontroller featuring 512KB Flash program memory and 32KB RAM. Operates at up to 80 MHz with 80 programmable I/Os. Includes dual ADCs with 22 channels each, 8 timers, and I2C/SIO/UART interfaces. Housed in a 100-pin LQFP (Low Profile Quad Flat Package) with a 0.5mm pin pitch, suitable for surface mounting. Designed for operation between -40°C and 85°C with a maximum supply voltage of 5.5V.
PackageLQFP
MountingSurface Mount
Quick Jump:
Technical Specifications
Toshiba TMPM376FDFG technical specifications.
General
| Basic Package Type | Lead-Frame SMT |
| Package Family Name | QFP |
| Package/Case | LQFP |
| Package Description | Low Profile Quad Flat Package |
| Lead Shape | Gull-wing |
| Pin Count | 100 |
| PCB | 100 |
| Package Length (mm) | 14 |
| Package Width (mm) | 14 |
| Package Height (mm) | 1.4 |
| Seated Plane Height (mm) | 1.7(Max) |
| Pin Pitch (mm) | 0.5 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-026BED |
| Family Name | TX03 |
| Data Bus Width | 32bit |
| Instruction Set Architecture | RISC |
| Maximum Clock Rate | 80MHz |
| Maximum CPU Frequency | 80MHz |
| Device Core | ARM Cortex M3 |
| Program Memory Type | Flash |
| Program Memory Size | 512KB |
| RAM Size | 32KB |
| Number of Programmable I/Os | 80 |
| Core Architecture | ARM |
| Programmability | Yes |
| Number of Timers | 8 |
| Interface Type | I2C/SIO/UART |
| CAN | 0 |
| I2C | 1 |
| SPI | 0 |
| Ethernet | 0 |
| UART | 4 |
| USART | 0 |
| USB | 0 |
| I2S | 0 |
| Max Operating Supply Voltage | 5.5V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
| ADC Channels | 22/22 |
| Number of ADCs | Dual |
Compliance
| Cage Code | S0562 |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2011/65/EU |
Datasheet
Toshiba TMPM376FDFG Datasheet
Download the complete datasheet for Toshiba TMPM376FDFG to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.