

FEATURES

- 25MHz Gain Bandwidth
- 600V/μs Slew Rate
- 2.5mA Maximum Supply Current per Amplifier
- Unity-Gain Stable
- C-Load™ Op Amp Drives All Capacitive Loads
- 8nV/√Hz Input Noise Voltage
- 600μV Maximum Input Offset Voltage
- 500nA Maximum Input Bias Current
- 120nA Maximum Input Offset Current
- 20V/mV Minimum DC Gain, $R_L=1k$
- 115ns Settling Time to 0.1%, 10V Step
- 220ns Settling Time to 0.01%, 10V Step
- ±12.5V Minimum Output Swing into 500Ω
- ±3V Minimum Output Swing into 150Ω
- Specified at ±2.5V, ±5V, and ±15V
- LT1358 is Available in 8-Pin PDIP and SO Packages
- LT1359 is Available in 14-Pin PDIP, 14-Pin and 16-Pin SO Packages

APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Data Acquisition Systems
- Photodiode Amplifiers

DESCRIPTION


The LT1358/LT1359 are dual and quad low power high speed operational amplifiers with outstanding AC and DC performance. The amplifiers feature much lower supply current and higher slew rate than devices with comparable bandwidth. The circuit topology is a voltage feedback amplifier with matched high impedance inputs and the slewing performance of a current feedback amplifier. The high slew rate and single stage design provide excellent settling characteristics which make the circuit an ideal choice for data acquisition systems. Each output drives a 500Ω load to ±12.5V with ±15V supplies and a 150Ω load to ±3V on ±5V supplies. The amplifiers are stable with any capacitive load making them useful in buffer applications.

The LT1358/LT1359 are members of a family of fast, high performance amplifiers using this unique topology and employing Linear Technology Corporation's advanced bipolar complementary processing. For a single amplifier version of the LT1358/LT1359 see the LT1357 data sheet. For higher bandwidth devices with higher supply currents see the LT1360 through LT1365 data sheets. For lower supply current amplifiers see the LT1354 and LT1355/LT1356 data sheets. Singles, duals, and quads of each amplifier are available.


LT, LTC and LT are registered trademarks of Linear Technology Corporation.
C-Load is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

DAC I-to-V Converter



$A_V = -1$ Large-Signal Response





135859fb




ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V^+ to V^-) 36V
 Differential Input Voltage
 (Transient Only) (Note 2) $\pm 10V$
 Input Voltage $\pm V_S$
 Output Short-Circuit Duration (Note 3) Indefinite
 Operating Temperature Range (Note 7) ... -40°C to 85°C

Specified Temperature Range (Note 8) -40°C to 85°C
 Maximum Junction Temperature (See Below)
 Plastic Package 150°C
 Storage Temperature Range -65°C to 150°C
 Lead Temperature (Soldering, 10 sec) 300°C

PACKAGE/ORDER INFORMATION

TOP VIEW  N8 PACKAGE 8-LEAD PDIP $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 130^{\circ}\text{C/W}$	TOP VIEW  S8 PACKAGE 8-LEAD PLASTIC SO $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 190^{\circ}\text{C/W}$	
ORDER PART NUMBER	ORDER PART NUMBER	S8 PART MARKING
LT1358CN8 LT1358IN8	LT1358CS8 LT1358IS8	1358 1358I

TOP VIEW  N PACKAGE 14-LEAD PDIP $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 110^{\circ}\text{C/W}$	TOP VIEW  S PACKAGE 16-LEAD PLASTIC SO $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 150^{\circ}\text{C/W}$	TOP VIEW  S PACKAGE 14-LEAD PLASTIC SO $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 160^{\circ}\text{C/W}$
ORDER PART NUMBER	ORDER PART NUMBER	ORDER PART NUMBER
LT1359CN LT1359IN	LT1359CS LT1359IS	LT1359CS14 LT1359IS14

Order Options Tape and Reel: Add #TR
Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF
Lead Free Part Marking: <http://www.linear.com/leadfree/>

*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CM} = 0\text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V_{SUPPLY}	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage		$\pm 15\text{V}$		0.2	0.6	mV
			$\pm 5\text{V}$		0.2	0.6	mV
			$\pm 2.5\text{V}$		0.3	0.8	mV
I_{OS}	Input Offset Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	40	120		nA
I_B	Input Bias Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	120	500		nA
e_n	Input Noise Voltage	$f = 10\text{kHz}$	$\pm 2.5\text{V}$ to $\pm 15\text{V}$	8			$\text{nV}/\sqrt{\text{Hz}}$
i_n	Input Noise Current	$f = 10\text{kHz}$	$\pm 2.5\text{V}$ to $\pm 15\text{V}$	0.8			$\text{pA}/\sqrt{\text{Hz}}$
R_{IN}	Input Resistance	$V_{CM} = \pm 12\text{V}$	$\pm 15\text{V}$	35	80		$\text{M}\Omega$
	Input Resistance	Differential	$\pm 15\text{V}$	6			$\text{M}\Omega$
C_{IN}	Input Capacitance		$\pm 15\text{V}$	3			pF
	Input Voltage Range ⁺		$\pm 15\text{V}$	12.0	13.4		V
			$\pm 5\text{V}$	2.5	3.5		V
			$\pm 2.5\text{V}$	0.5	1.1		V
	Input Voltage Range ⁻		$\pm 15\text{V}$	-13.2	-12.0		V
			$\pm 5\text{V}$	-3.3	-2.5		V
			$\pm 2.5\text{V}$	-0.9	-0.5		V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12\text{V}$	$\pm 15\text{V}$	83	97		dB
		$V_{CM} = \pm 2.5\text{V}$	$\pm 5\text{V}$	78	84		dB
		$V_{CM} = \pm 0.5\text{V}$	$\pm 2.5\text{V}$	68	75		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5\text{V}$ to $\pm 15\text{V}$		92	106		dB
A_{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 12\text{V}$, $R_L = 1\text{k}$	$\pm 15\text{V}$	20	65		V/mV
		$V_{OUT} = \pm 10\text{V}$, $R_L = 500\Omega$	$\pm 15\text{V}$	7	25		V/mV
		$V_{OUT} = \pm 2.5\text{V}$, $R_L = 1\text{k}$	$\pm 5\text{V}$	20	45		V/mV
		$V_{OUT} = \pm 2.5\text{V}$, $R_L = 500\Omega$	$\pm 5\text{V}$	7	25		V/mV
		$V_{OUT} = \pm 2.5\text{V}$, $R_L = 150\Omega$	$\pm 5\text{V}$	1.5	6		V/mV
		$V_{OUT} = \pm 1\text{V}$, $R_L = 500\Omega$	$\pm 2.5\text{V}$	7	30		V/mV
V_{OUT}	Output Swing	$R_L = 1\text{k}$, $V_{IN} = \pm 40\text{mV}$	$\pm 15\text{V}$	13.3	13.8		$\pm\text{V}$
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 15\text{V}$	12.5	13.0		$\pm\text{V}$
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 5\text{V}$	3.5	4.0		$\pm\text{V}$
		$R_L = 150\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 5\text{V}$	3.0	3.3		$\pm\text{V}$
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 2.5\text{V}$	1.3	1.7		$\pm\text{V}$
I_{OUT}	Output Current	$V_{OUT} = \pm 12.5\text{V}$	$\pm 15\text{V}$	25	30		mA
		$V_{OUT} = \pm 3\text{V}$	$\pm 5\text{V}$	20	25		mA
I_{SC}	Short-Circuit Current	$V_{OUT} = 0\text{V}$, $V_{IN} = \pm 3\text{V}$	$\pm 15\text{V}$	30	42		mA
SR	Slew Rate	$A_V = -2$, (Note 4)	$\pm 15\text{V}$	300	600		$\text{V}/\mu\text{s}$
			$\pm 5\text{V}$	150	220		$\text{V}/\mu\text{s}$
	Full Power Bandwidth	10V Peak, (Note 5) 3V Peak, (Note 5)	$\pm 15\text{V}$		9.6		MHz
			$\pm 5\text{V}$		11.7		MHz
GBW	Gain Bandwidth	$f = 200\text{kHz}$, $R_L = 2\text{k}$	$\pm 15\text{V}$	18	25		MHz
			$\pm 5\text{V}$	15	22		MHz
			$\pm 2.5\text{V}$		20		MHz
t_r , t_f	Rise Time, Fall Time	$A_V = 1$, 10%-90%, 0.1V	$\pm 15\text{V}$		8		ns
			$\pm 5\text{V}$		9		ns
	Overshoot	$A_V = 1$, 0.1V	$\pm 15\text{V}$		27		%
			$\pm 5\text{V}$		27		%
	Propagation Delay	50% V_{IN} to 50% V_{OUT} , 0.1V	$\pm 15\text{V}$		9		ns
			$\pm 5\text{V}$		11		ns
t_s	Settling Time	10V Step, 0.1%, $A_V = -1$	$\pm 15\text{V}$		115		ns
		10V Step, 0.01%, $A_V = -1$	$\pm 15\text{V}$		220		ns
		5V Step, 0.1%, $A_V = -1$	$\pm 5\text{V}$		110		ns
		5V Step, 0.01%, $A_V = -1$	$\pm 5\text{V}$		380		ns

135859fb

ELECTRICAL CHARACTERISTICS

 $T_A = 25^\circ\text{C}$, $V_{CM} = 0\text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V_{SUPPLY}	MIN	TYP	MAX	UNITS
	Differential Gain	$f = 3.58\text{MHz}$, $A_V = 2$, $R_L = 1\text{k}$	$\pm 15\text{V}$ $\pm 5\text{V}$		0.1 0.1		% %
	Differential Phase	$f = 3.58\text{MHz}$, $A_V = 2$, $R_L = 1\text{k}$	$\pm 15\text{V}$ $\pm 5\text{V}$		0.50 0.35		Deg Deg
R_O	Output Resistance	$A_V = 1$, $f = 100\text{kHz}$	$\pm 15\text{V}$		0.3		Ω
	Channel Separation	$V_{OUT} = \pm 10\text{V}$, $R_L = 500\Omega$	$\pm 15\text{V}$	100	113		dB
I_S	Supply Current	Each Amplifier Each Amplifier	$\pm 15\text{V}$ $\pm 5\text{V}$		2.0 1.9	2.5 2.4	mA mA

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the temperature range

 $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $V_{CM} = 0\text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V_{SUPPLY}	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage		$\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ●		0.8 0.8 1.0	mV mV mV
	Input V_{OS} Drift	(Note 6)	$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●	5	8	$\mu\text{V}/^\circ\text{C}$
I_{OS}	Input Offset Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●		180	nA
I_B	Input Bias Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●		750	nA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12\text{V}$ $V_{CM} = \pm 2.5\text{V}$ $V_{CM} = \pm 0.5\text{V}$	$\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ●	81 77 67		dB dB dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5\text{V}$ to $\pm 15\text{V}$		●	90		dB
A_{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 12\text{V}$, $R_L = 1\text{k}$ $V_{OUT} = \pm 10\text{V}$, $R_L = 500\Omega$ $V_{OUT} = \pm 2.5\text{V}$, $R_L = 1\text{k}$ $V_{OUT} = \pm 2.5\text{V}$, $R_L = 500\Omega$ $V_{OUT} = \pm 2.5\text{V}$, $R_L = 150\Omega$ $V_{OUT} = \pm 1\text{V}$, $R_L = 500\Omega$	$\pm 15\text{V}$ $\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 5\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ● ● ● ●	15 5 15 5 1 5		V/mV V/mV V/mV V/mV V/mV V/mV
V_{OUT}	Output Swing	$R_L = 1\text{k}$, $V_{IN} = \pm 40\text{mV}$ $R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$ $R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$ $R_L = 150\Omega$, $V_{IN} = \pm 40\text{mV}$ $R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	$\pm 15\text{V}$ $\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ● ● ●	13.2 12.2 3.4 2.8 1.2		$\pm\text{V}$ $\pm\text{V}$ $\pm\text{V}$ $\pm\text{V}$ $\pm\text{V}$
I_{OUT}	Output Current	$V_{OUT} = \pm 12.2\text{V}$ $V_{OUT} = \pm 2.8\text{V}$	$\pm 15\text{V}$ $\pm 5\text{V}$	● ●	24.4 18.7		mA mA
I_{SC}	Short-Circuit Current	$V_{OUT} = 0\text{V}$, $V_{IN} = \pm 3\text{V}$	$\pm 15\text{V}$	●	25		mA
SR	Slew Rate	$A_V = -2$, (Note 4)	$\pm 15\text{V}$ $\pm 5\text{V}$	● ●	225 125		V/ μs V/ μs
GBW	Gain Bandwidth	$f = 200\text{kHz}$, $R_L = 2\text{k}$	$\pm 15\text{V}$ $\pm 5\text{V}$	● ●	15 12		MHz MHz
	Channel Separation	$V_{OUT} = \pm 10\text{V}$, $R_L = 500\Omega$	$\pm 15\text{V}$	●	98		dB
I_S	Supply Current	Each Amplifier Each Amplifier	$\pm 15\text{V}$ $\pm 5\text{V}$	● ●		2.9 2.8	mA mA

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the temperature range –40°C ≤ T_A ≤ 85°C, V_{CM} = 0V unless otherwise noted. (Note 8)

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage		±15V	●		1.3	mV
			±5V	●		1.3	mV
			±2.5V	●		1.5	mV
	Input V _{OS} Drift	(Note 6)	±2.5V to ±15V	●	5	8	μV/°C
I _{OS}	Input Offset Current		±2.5V to ±15V	●		300	nA
I _B	Input Bias Current		±2.5V to ±15V	●		900	nA
CMRR	Common Mode Rejection Ratio	V _{CM} = ±12V	±15V	●	80		dB
		V _{CM} = ±2.5V	±5V	●	76		dB
		V _{CM} = ±0.5V	±2.5V	●	66		dB
PSRR	Power Supply Rejection Ratio	V _S = ±2.5V to ±15V		●	90		dB
A _{VOL}	Large-Signal Voltage Gain	V _{OUT} = ±12V, R _L = 1k	±15V	●	10.0		V/mV
		V _{OUT} = ±10V, R _L = 500Ω	±15V	●	2.5		V/mV
		V _{OUT} = ±2.5V, R _L = 1k	±5V	●	10.0		V/mV
		V _{OUT} = ±2.5V, R _L = 500Ω	±5V	●	2.5		V/mV
		V _{OUT} = ±2.5V, R _L = 150Ω	±5V	●	0.6		V/mV
		V _{OUT} = ±1V, R _L = 500Ω	±2.5V	●	2.5		V/mV
V _{OUT}	Output Swing	R _L = 1k, V _{IN} = ±40mV	±15V	●	13.0		±V
		R _L = 500Ω, V _{IN} = ±40mV	±15V	●	12.0		±V
		R _L = 500Ω, V _{IN} = ±40mV	±5V	●	3.4		±V
		R _L = 150Ω, V _{IN} = ±40mV	±5V	●	2.6		±V
		R _L = 500Ω, V _{IN} = ±40mV	±2.5V	●	1.2		±V
I _{OUT}	Output Current	V _{OUT} = ±12V	±15V	●	24.0		mA
		V _{OUT} = ±2.6V	±5V	●	17.3		mA
I _{SC}	Short-Circuit Current	V _{OUT} = 0V, V _{IN} = ±3V	±15V	●	24		mA
SR	Slew Rate	A _v = –2, (Note 4)	±15V	●	180		V/μs
			±5V	●	100		V/μs
GBW	Gain Bandwidth	f = 200kHz, R _L = 2k	±15V	●	14		MHz
			±5V	●	11		MHz
	Channel Separation	V _{OUT} = ±10V, R _L = 500Ω	±15V	●	98		dB
I _S	Supply Current	Each Amplifier	±15V	●		3.0	mA
		Each Amplifier	±5V	●		2.9	mA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Differential inputs of ±10V are appropriate for transient operation only, such as during slewing. Large, sustained differential inputs will cause excessive power dissipation and may damage the part. See Input Considerations in the Applications Information section of this data sheet for more details.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 4: Slew rate is measured between ±10V on the output with ±6V input for ±15V supplies and ±1V on the output with ±1.75V input for ±5V supplies.

Note 5: Full power bandwidth is calculated from the slew rate measurement: FPBW = (SR)/2πV_p.


Note 6: This parameter is not 100% tested.

Note 7: The LT1358C/LT1359C and LT1358I/LT1359I are guaranteed functional over the operating temperature range of –40°C to 85°C.


Note 8: The LT1358C/LT1359C are guaranteed to meet specified performance from 0°C to 70°C. The LT1358C/LT1359C are designed, characterized and expected to meet specified performance from –40°C to 85°C, but are not tested or QA sampled at these temperatures. The LT1358I/LT1359I are guaranteed to meet specified performance from –40°C to 85°C.

TYPICAL PERFORMANCE CHARACTERISTICS


Supply Current vs Supply Voltage and Temperature




Input Common Mode Range vs Supply Voltage




Input Bias Current vs Input Common Mode Voltage




Input Bias Current vs Temperature




Input Noise Spectral Density




Open-Loop Gain vs Resistive Load




Open-Loop Gain vs Temperature



Output Voltage Swing vs Supply Voltage




Output Voltage Swing vs Load Current




TYPICAL PERFORMANCE CHARACTERISTICS


Output Short-Circuit Current vs Temperature




Settling Time vs Output Step (Noninverting)




Settling Time vs Output Step (Inverting)




Output Impedance vs Frequency




Frequency Response vs Capacitive Load




Gain Bandwidth and Phase Margin vs Supply Voltage




Gain Bandwidth and Phase Margin vs Temperature



Frequency Response vs Supply Voltage (A_V = 1)




Frequency Response vs Supply Voltage (A_V = -1)




TYPICAL PERFORMANCE CHARACTERISTICS


Gain and Phase vs Frequency




Power Supply Rejection Ratio vs Frequency




Common Mode Rejection Ratio vs Frequency




Slew Rate vs Supply Voltage




Slew Rate vs Temperature




Slew Rate vs Input Level




Total Harmonic Distortion vs Frequency



Undistorted Output Swing vs Frequency (±15V)




Undistorted Output Swing vs Frequency (±5V)




TYPICAL PERFORMANCE CHARACTERISTICS

2nd and 3rd Harmonic Distortion vs Frequency




135859 G28

Crosstalk vs Frequency




135859 G29

Capacitive Load Handling




135859 G30

Small-Signal Transient ($A_V = 1$)




135859 G31

Small-Signal Transient ($A_V = -1$)




135859 G32

Small-Signal Transient ($A_V = -1$, $C_L = 1000pF$)




135859 G33

Large-Signal Transient ($A_V = 1$)




135859 G34

Large-Signal Transient ($A_V = -1$)



135859 G35

Large-Signal Transient ($A_V = 1$, $C_L = 10,000pF$)



135859 G36

APPLICATIONS INFORMATION

Layout and Passive Components

The LT1358/LT1359 amplifiers are easy to use and tolerant of less than ideal layouts. For maximum performance (for example, fast 0.01% settling) use a ground plane, short lead lengths, and RF-quality bypass capacitors (0.01μF to 0.1μF). For high drive current applications use low ESR bypass capacitors (1μF to 10μF tantalum).

The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole which can cause peaking or oscillations. If feedback resistors greater than 5k are used, a parallel capacitor of value

$$C_F > R_G \times C_{IN} / R_F$$

should be used to cancel the input pole and optimize dynamic performance. For unity-gain applications where a large feedback resistor is used, C_F should be greater than or equal to C_{IN} .

Capacitive Loading

The LT1358/LT1359 are stable with any capacitive load. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (i.e., 75Ω) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground.

Input Considerations

Each of the LT1358/LT1359 inputs is the base of an NPN and a PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on NPN/PNP beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

The inputs can withstand transient differential input voltages up to 10V without damage and need no clamping or source resistance for protection. Differential inputs, however, generate large supply currents (tens of mA) as required for high slew rates. If the device is used with sustained differential inputs, the average supply current will increase, excessive power dissipation will result and the part may be damaged. **The part should not be used as a comparator, peak detector or other open-loop application with large, sustained differential inputs.** Under normal, closed-loop operation, an increase of power dissipation is only noticeable in applications with large slewing outputs and is proportional to the magnitude of the differential input voltage and the percent of the time that the inputs are apart. Measure the average supply current for the application in order to calculate the power dissipation.

APPLICATIONS INFORMATION

Circuit Operation

The LT1358/LT1359 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic. The inputs are buffered by complementary NPN and PNP emitter followers which drive a 500Ω resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node. Complementary followers form an output stage which buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step, whereas the same output step in unity gain has a 10 times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship. The LT1358/LT1359 are tested for slew rate in a gain of -2 so higher slew rates can be expected in gains of 1 and -1, and lower slew rates in higher gain configurations.

The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity-gain frequency away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

Power Dissipation

The LT1358/LT1359 combine high speed and large output drive in small packages. Because of the wide supply voltage range, it is possible to exceed the maximum junction temperature under certain conditions. Maximum junction temperature (T_J) is calculated from the ambient temperature (T_A) and power dissipation (P_D) as follows:

$$\text{LT1358N8: } T_J = T_A + (P_D \times 130^\circ\text{C/W})$$

$$\text{LT1358S8: } T_J = T_A + (P_D \times 190^\circ\text{C/W})$$

$$\text{LT1359N: } T_J = T_A + (P_D \times 110^\circ\text{C/W})$$

$$\text{LT1359S: } T_J = T_A + (P_D \times 150^\circ\text{C/W})$$

$$\text{LT1359S14: } T_J = T_A + (P_D \times 160^\circ\text{C/W})$$

Worst case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 supply voltage). For each amplifier $P_{D\text{MAX}}$ is:


$$P_{D\text{MAX}} = (V^+ - V^-)(I_{S\text{MAX}}) + (V^+/2)^2/R_L$$

Example: LT1358 in S8 at 70°C, $V_S = \pm 15\text{V}$, $R_L = 500\Omega$

$$P_{D\text{MAX}} = (30\text{V})(2.9\text{mA}) + (7.5\text{V})^2/500\Omega = 200\text{mW}$$

$$T_{J\text{MAX}} = 70^\circ\text{C} + (2 \times 200\text{mW})(190^\circ\text{C/W}) = 146^\circ\text{C}$$


SIMPLIFIED SCHEMATIC



PACKAGE DESCRIPTION


Dimension in inches (millimeters) unless otherwise noted.

N8 Package 8-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)



*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

N Package 14-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)




*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)


PACKAGE DESCRIPTION

Dimension in inches (millimeters) unless otherwise noted.

S8 Package 8-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)




S Package 16-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)




PACKAGE DESCRIPTION Dimension in inches (millimeters) unless otherwise noted.

S Package 14-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)



TYPICAL APPLICATIONS

Instrumentation Amplifier




$$A_V = \frac{R_4}{R_3} \left[1 + \frac{1}{2} \left(\frac{R_2}{R_1} + \frac{R_3}{R_4} \right) + \frac{R_2 + R_3}{R_5} \right] = 104$$

TRIM R5 FOR GAIN
TRIM R1 FOR COMMON-MODE REJECTION
BW = 250kHz

135859 TA03

200kHz, 4th Order Butterworth Filter



135859 TA04

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1357	25MHz, 600V/μs Op Amp	Single Version of LT1358/LT1359
LT1361/LT1362	Dual and Quad 50MHz, 800V/μs Op Amps	Faster Version of LT1358/LT1359, V _{OS} = 1mV, I _S = 4mA/Amplifier
LT1355/LT1356	Dual and Quad 12MHz, 400V/μs Op Amps	Lower Power Version of LT1358/LT1359, V _{OS} = 0.8mV, I _S = 1mA/Amplifier
LT1812/LT1813/ LT1814	Single/Dual/Quad 100MHz, 750V/μs Op Amps	3.6mA/Amplifier, SOT-23, MSOP-8 and SSOP-16 Packages