Cypress
CY7C341-25JXIT
CPLD MAX® Family 3.75K Gates 192 Macro Cells 0.8um (CMOS) Technology 5V 84-Pin PLCC T/R
PackagePLCC
Quick Jump:
Technical Specifications
Cypress CY7C341-25JXIT technical specifications.
General
| Package/Case | PLCC |
Compliance
| RoHS | Compliant |
Datasheet
Cypress CY7C341-25JXIT Datasheet
Download the complete datasheet for Cypress CY7C341-25JXIT to view detailed technical specifications.
No datasheet is available for this part.