Cypress
CY7C343B-35JXI
CPLD MAX® Family 1.25K Gates 64 Macro Cells 33.3MHz 0.65um (CMOS) Technology 5V 44-Pin PLCC
PackagePLCC
Quick Jump:
Technical Specifications
Cypress CY7C343B-35JXI technical specifications.
General
| Package/Case | PLCC |
Compliance
| RoHS | Compliant |
Datasheet
Cypress CY7C343B-35JXI Datasheet
Download the complete datasheet for Cypress CY7C343B-35JXI to view detailed technical specifications.
No datasheet is available for this part.