



## PI74ALVCH32373

### 32-Bit Transparent D-Type Latch with 3-State Outputs

#### Product Features

- PI74ALVCH32373 is designed for low voltage operation
- $V_{CC} = 2.3V$  to  $3.6V$
- Typical  $V_{OLP}$  (Output Ground Bounce)  
 $< 0.8V$  at  $V_{CC} = 3.3V, T_A = 25^\circ C$
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot)  
 $> 2.0V$  at  $V_{CC} = 3.3V, T_A = 25^\circ C$
- Bus Hold retains last active bus state during 3-State, eliminating the need for external pullup resistors
- Industrial operation at  $-40^\circ C$  to  $+85^\circ C$
- Packages available:
  - 96-ball, 13.5mm x 5.5mm x 1.4mm low profile fine pitch ball grid array, LFBGA (NB)

#### Product Pin Description

Pin Name	Description
$\overline{OE}$	Output Enable Input (Active LOW)
LE	Latch Enable (Active HIGH)
Dx	Data Inputs
Qx	3-State Outputs
GND	Ground
VCC	Power

#### Truth Table<sup>(1)</sup>

Inputs			Outputs
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

#### Notes:

1. H = High Signal Level  
 L = Low Signal Level  
 X = Irrelevant  
 Z = High Impedance

#### Product Description

Pericom Semiconductor's PI74ALVCH series of logic circuits are produced using the Company's advanced 0.5 micron CMOS technology, achieving industry leading speed.

This 32-bit transparent D-type latch is designed for 2.3V to 3.6V  $V_{CC}$  operation.


The PI74ALVCH32373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as four 8-bit latches or two 16-bit latches or one 32-Bit latch. When the Latch Enable (LE) input is HIGH, the Q outputs follow the (D) inputs. When LE is taken LOW, the Q outputs are latched at the levels set up at the D inputs.

A buffered Output Enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state in which the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high impedance state.

To ensure the high impedance state during power up or power down, OE should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


**NB Package (Top View)**



**Terminal Assignments**

6	1D2	1D4	1D6	1D8	2D2	2D4	2D6	2D7	3D2	3D4	3D6	3D8	4D2	4D4	4D6	4D7
5	1D1	1D3	1D5	1D7	2D1	2D3	2D5	2D8	3D1	3D3	3D5	3D7	4D1	4D3	4D5	4D8
4	1LE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	2LE	3LE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	4LE
3	1OE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	2OE	3OE	GND	V <sub>CC</sub>	GND	GND	V <sub>CC</sub>	GND	4OE
2	1Q1	1Q3	1Q5	1Q7	2Q1	2Q3	2Q5	2Q8	3Q1	3Q3	3Q5	3Q7	4Q1	4Q3	4Q5	4Q8
1	1Q2	1Q4	1Q6	1Q8	2Q2	2Q4	2Q6	2Q7	3Q2	3Q4	3Q6	3Q8	4Q2	4Q4	4Q6	4Q7
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T

**Logic Diagram (Positive Logic)**





**DC Electrical Characteristics** (Over the Operating Range,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 3.3\text{V} \pm 10\%$ )

Parameters	Description	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units
$V_{OH}$	Output HIGH Voltage	$I_{OH} = -100\mu\text{A}$ , $V_{CC} = \text{Min. to Max.}$	$V_{CC} - 0.2$			V
		$V_{IH} = 1.7\text{V}$ , $I_{OH} = -6\text{mA}$ , $V_{CC} = 2.3\text{V}$	2.0			
		$V_{IH} = 1.7\text{V}$ , $I_{OH} = -12\text{mA}$ , $V_{CC} = 2.3\text{V}$	1.7			
		$V_{IH} = 2.0\text{V}$ , $I_{OH} = -12\text{mA}$ , $V_{CC} = 2.7\text{V}$	2.2			
		$V_{IH} = 2.0\text{V}$ , $I_{OH} = -12\text{mA}$ , $V_{CC} = 3.0\text{V}$	2.4			
		$V_{IH} = 2.0\text{V}$ , $I_{OH} = -24\text{mA}$ , $V_{CC} = 3.0\text{V}$	2.0			
$V_{OL}$	Output LOW Voltage	$I_{OL} = -100\mu\text{A}$ , $V_{IL} = \text{Min. to Max.}$			0.2	
		$V_{IL} = 0.7\text{V}$ , $I_{OL} = 6\text{mA}$ , $V_{CC} = 2.3\text{V}$			0.4	
		$V_{IL} = 0.7\text{V}$ , $I_{OL} = 12\text{mA}$ , $V_{CC} = 2.3\text{V}$			0.7	
		$V_{IL} = 0.8\text{V}$ , $I_{OL} = 12\text{mA}$ , $V_{CC} = 2.7\text{V}$			0.4	
		$V_{IL} = 0.8\text{V}$ , $I_{OL} = 24\text{mA}$ , $V_{CC} = 3.0\text{V}$			0.55	
$I_{IN}$	Input Current	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 3.6\text{V}$			$\pm 5$	$\mu\text{A}$
$I_{IN}(\text{HOLD})$	Input Hold Current	$V_{IN} = 0.7\text{V}$ , $V_{CC} = 2.3\text{V}$	45			
		$V_{IN} = 1.7\text{V}$ , $V_{CC} = 2.3\text{V}$	-45			
		$V_{IN} = 0.8\text{V}$ , $V_{CC} = 3.0\text{V}$	75			
		$V_{IN} = 2.0\text{V}$ , $V_{CC} = 3.0\text{V}$	-75			
		$V_{IN} = 0$ to $3.6\text{V}$ , $V_{CC} = 3.6\text{V}^{(3)}$			$\pm 500$	
$I_{OZ}$	Output Current (3-State Outputs)	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 3.6\text{V}$			$\pm 10$	
$I_{CC}$	Supply Current	$V_{CC} = 3.6\text{V}$ , $I_{OUT} = 0\mu\text{A}$ , $V_{IN} = \text{GND or } V_{CC}$			40	
$\Delta I_{CC}$	Supply Current per Input @ TTL HIGH	$V_{CC} = 3.0\text{V to } 3.6\text{V}$ One Input at $V_{CC} - 0.6\text{V}$ Other Inputs at $V_{CC}$ or GND			750	
$C_I$	Control Inputs	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 3.3\text{V}$		3		pF
	Data Inputs			6		
$C_O$	Outputs	$V_O = V_{CC}$ or GND, $V_{CC} = 3.3\text{V}$		7		

**Notes:**

1. For Min. or Max conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^{\circ}\text{C}$  ambient and maximum loading.
3. This is the bushold maximum dynamic current. It is the minimum overdrive current necessary to switch the input from one state to another.

### Timing Requirements over Operating Range

Parameters	Description	V <sub>CC</sub> = 2.5V ±0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V ±0.3V		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>W</sub>	Pulse Duration LE HIGH or LOW	3.3		3.3		3.3		ns
t <sub>SU</sub>	Setup Time Data Before LE↓	1.0		1.0		1.1		
t <sub>H</sub>	Hold Time Data After LE↓	1.5		1.7		1.4		

### Switching Characteristics over Operating Range<sup>(1)</sup>

Parameters	From (INPUT)	To (OUTPUT)	V <sub>CC</sub> = 2.5V ±0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V ±0.3V		Units
			Min. <sup>(2)</sup>	Max.	Min.	Max.	Min. <sup>(2)</sup>	Max.	
t <sub>PD</sub>	D	Q	1.0	4.5		4.3	1.1	3.6	MHz
t <sub>PD</sub>	LE		1.0	5.9		4.6	1.0	3.9	ns
t <sub>EN</sub>	$\overline{\text{OE}}$		1.0	6.0		5.7	1.0	4.7	
t <sub>DIS</sub>	$\overline{\text{OE}}$		1.9	5.1		4.5	1.4	4.1	

**Notes:**

1. See test circuit and waveforms, Figures 1 and 2.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

### Operating Characteristics, T<sub>A</sub> = 25°C



Parameter		Test Conditions	V <sub>CC</sub> = 2.5V ±0.2V	V <sub>CC</sub> = 3.3V ±0.3V	Units
			Typ.		
C <sub>PD</sub> Power Dissipation Capacitance	Outputs Enabled	C <sub>L</sub> = 50pF, f = 10 MHz	38	44	pF
	Outputs Disabled		8	10	

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5V \pm 0.2V$


Test	S1
$t_{pd}$ $t_{PLZ}/t_{PZH}$ $t_{PHZ}/t_{PZH}$	Open $2 \times V_{CC}$ GND

Load Circuit




Voltage Waveforms  
Pulse Duration

Voltage Waveforms  
Setup and Hold Times



Voltage Waveforms  
Propagation Delay Times



Voltage Waveforms  
Enable and Disable Times


Figure 1. Load Circuit and Voltage Waveforms

Notes:

- A.  $C_L$  includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics:  $PRR \leq \text{MHz}$ ,  $Z_O = 50\Omega$ ,  $t_r \leq 2.0\text{ns}$ ,  $t_f \leq 2.0\text{ns}$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7V$  and  $3.3V \pm 0.3V$




Load Circuit


Test	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZH}$	6V
$t_{PHZ}/t_{PHL}$	GND




Voltage Waveforms  
Setup and Hold Times



Voltage Waveforms  
Pulse Duration



Voltage Waveforms  
Propagation Delay Times



Voltage Waveforms  
Enable and Disable Times

Figure 2. Load Circuit and Voltage Waveforms

Notes:

- A.  $C_L$  includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input impulses are supplied by generators having the following characteristics:  $PRR \leq MHz$ ,  $Z_O = 50\Omega$ ,  $t_r \leq 2.5ns$ ,  $t_f \leq 2.5ns$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$