CPLD MAX® Family 2.5K Gates 128 Macro Cells 0.8um (CMOS) Technology 5V 100-Pin Windowed CPGA
62.5MHz 12-LAB EPROM, 5V, 85°C, Through Hole
