Explore Embedded Systems Categories
Refine your search
Image | Part Number | Manufacturer | Category | Description | ROHS | Buy now | CAD Models | ||
---|---|---|---|---|---|---|---|---|---|
![]() | SK-AX2-CQ256-KITBTM | ![]() | Microchip Technology | IP Cores | CQFB To FBGA Adapter Sockets Designed For Space, Metal To Metal, Antifuse Field Programmable Gate Array | ![]() | |||
![]() | IP-AGX-PCIE/4 | ![]() | Intel | IP Cores | PCI Express Compiler For The Hard IP Implementation | ![]() | |||
![]() | IP-AGX-PCIE/1 | ![]() | Intel | IP Cores | PCI Express Compiler For The Hard IP Implementation | ![]() | |||
![]() | Core429-UR | ![]() | Microchip Technology | IP Cores | Interface, Arinc 429 Bus Interface | ![]() | |||
![]() | DO-DI-TPCENC | ![]() | Xilinx | IP Cores | IEEE 802.16-COMPATIBLE TURBO PRODUCT CODE ENCODER V1.0 | ![]() | |||
![]() | DO-DI-TPCDEC | ![]() | Xilinx | IP Cores | IEEE 802.16-COMPATIBLE TURBO PRODUCT CODE ENCODER V1.0 | ![]() | |||
![]() | EF-DI-PCI64-IP-SITE | ![]() | Xilinx | IP Cores | Fully compliant 32-bit 66 MHz Initiator-Target core for PCI | ||||
![]() | DMA-SG-P2-U1 | ![]() | Lattice Semiconductor | IP Cores | SCATTER-GATHER DIRECT MEMORY ACCESS (DMA) CONTROLLER | ![]() | |||
![]() | 10 Gbps Ethernet MAC with 1588 | ![]() | Intel | IP Cores | Embedded IP Core | ![]() | |||
![]() | DXAUI PHY | ![]() | Intel | IP Cores | Embedded IP Core | ||||
![]() | Mentor Graphics AXI Verification IP Suite - Altera Edition | ![]() | Intel | IP Cores | Embedded IP Core | ||||
![]() | LPDDR2L-E5-UT | ![]() | Lattice Semiconductor | IP Cores | LPDDR2 SDRAM Controller Lite IP Core | ||||
![]() | GBE-PCS-PM-U1 | ![]() | Lattice Semiconductor | IP Cores | Gigabit Ethernet PCS IP Core For Latticeecp2M | ||||
![]() | TS-MAC-SC-U4 | ![]() | Lattice Semiconductor | IP Cores | Tri-Speed Ethernet Mac IP | ![]() | |||
![]() | DDR2CTWB-M2-U | ![]() | Lattice Semiconductor | IP Cores | DDR2 SDRAM Controller - Pipelined | ![]() | |||
![]() | DS-ETH-ST-U1 | ![]() | Lattice Semiconductor | IP Cores | Development Software Ethernet IP Suite | ![]() | |||
![]() | DS-PCIE-ST-U1 | ![]() | Lattice Semiconductor | IP Cores | Development Software PCI Express IP Suite | ![]() | |||
![]() | DS-VDS-ST-U1 | ![]() | Lattice Semiconductor | IP Cores | Development Software Video and Display IP Suite | ![]() | |||
![]() | EF-DI-10GEMAC-PROJ | ![]() | Xilinx | IP Cores | Xilinx provides a parameterizable LogiCORE™ IP solution for the 10 Gigabit per second (Gbps) Ethernet Media Access Controller function used to interface to Physical Layer devices in a 10Gbps Ethernet (10GE) system | ||||
![]() | DDR2 SDRAM Controller supporting Altmemphy | ![]() | Intel | IP Cores | The Altera® DDR and DDR2 SDRAM High-Performance Controller Mega Core® functions provide simplified interfaces to industry-standard DDR SDRAM and DDR2 SDRAM | ![]() | |||
![]() | IP Compiler for PCI Express x4 (Soft IP) | ![]() | Intel | IP Cores | PCI Express is a high-performance interconnect protocol for use in a variety of applications including network adapters, storage area networks, embedded controllers, graphic accelerator boards, and audio-video products | ||||
![]() | CIC Compiler | ![]() | Intel | IP Cores | CIC Mega Core Function | ||||
![]() | FFT/IFFT | ![]() | Intel | IP Cores | The fast Fourier transform (FFT) Mega Core® function is a high performance, highly parameterizable FFT processor. The FFT function implements a radix-2/4 decimation-in-frequency (DIF) FFT algorithm | ![]() | |||
![]() | 10/100/1000 Ethernet (Triple Speed) | ![]() | Intel | IP Cores | As the leading provider of 1-Gbps Ethernet (GbE) for FPGA and HardCopy® ASIC devices, Altera offers the Triple-Speed Ethernet Mega Core® function, allowing you to easily build systems with a 10/100/1000-Mbps Ethernet network connection | ![]() | |||
![]() | Video and Image Processing Suite | ![]() | Intel | IP Cores | Video and Image Processing Suite | ![]() |