

N-Channel Enhancement-Mode Power Field-Effect Transistors

4.5A and 5.5A, 150V - 200V

$r_{DS(on)}$ = 0.4 Ω and 0.6 Ω


Features:

- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device

The IRFF230, IRFF231, IRFF232 and IRFF233 are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFF-types are supplied in the JEDEC TO-205AF (LOW-PROFILE TO-39) metal package.

N-CHANNEL ENHANCEMENT MODE



TERMINAL DIAGRAM

TERMINAL DESIGNATION



JEDEC TO-205AF


Absolute Maximum Ratings

Parameter	IRFF230	IRFF231	IRFF232	IRFF233	Units
V_{DS} Drain - Source Voltage ①	200	150	200	150	V
V_{DGR} Drain - Gate Voltage (R _{GS} = 20 k Ω) ①	200	150	200	150	V
I_D @ $T_C = 25^\circ\text{C}$ Continuous Drain Current	5.5	5.5	4.5	4.5	A
I_{DM} Pulsed Drain Current ③	22	22	18	18	A
V_{GS} Gate - Source Voltage	± 20				V
P_D @ $T_C = 25^\circ\text{C}$ Max. Power Dissipation	25 (See Fig. 14)				W
Linear Derating Factor	0.2 (See Fig. 14)				W/ $^\circ\text{C}$
I_{LM} Inductive Current, Clamped	(See Fig. 15 and 16) L = 100 μH				A
T_J Operating Junction and T_{stg} Storage Temperature Range	22	22	18	18	$^\circ\text{C}$
Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)				$^\circ\text{C}$

IRFF230, IRFF231, IRFF232, IRFF233

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions
BV _{DSS} Drain – Source Breakdown Voltage	IRFF230 IRFF232	200	–	–	V	$V_{GS} = 0\text{V}$
	IRFF231 IRFF233	150	–	–	V	$I_D = 250\mu\text{A}$
V _{GS(th)} Gate Threshold Voltage	ALL	2.0	–	4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu\text{A}$
I _{GSS} Gate – Source Leakage Forward	ALL	–	–	100	nA	$V_{GS} = 20\text{V}$
I _{GSS} Gate – Source Leakage Reverse	ALL	–	–	-100	nA	$V_{GS} = -20\text{V}$
I _{DSS} Zero Gate Voltage Drain Current	ALL	–	–	250	μA	$V_{DS} = \text{Max. Rating}$, $V_{GS} = 0\text{V}$
I _{D(on)} On-State Drain Current ②	IRFF230 IRFF231	5.5	–	–	A	$V_{DS} > I_{D(on)} \times R_{DS(on)}$ max., $V_{GS} = 10\text{V}$
	IRFF232 IRFF233	4.5	–	–	A	
R _{DS(on)} Static Drain – Source On-State Resistance ②	IRFF230 IRFF231	–	0.25	0.4	Ω	$V_{GS} = 10\text{V}$, $I_D = 3.0\text{A}$
	IRFF232 IRFF233	–	0.4	0.6	Ω	
g _{fs} Forward Transconductance ②	ALL	2.5	4.5	–	S (1/Ω)	$V_{DS} > I_{D(on)} \times R_{DS(on)}$ max., $I_D = 3.0\text{A}$
C _{iss} Input Capacitance	ALL	–	600	–	pF	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$, $f = 1.0\text{MHz}$
C _{oss} Output Capacitance	ALL	–	250	–	pF	See Fig. 10
C _{rss} Reverse Transfer Capacitance	ALL	–	80	–	pF	
t _{d(on)} Turn-On Delay Time	ALL	–	–	30	ns	$V_{DD} = 90\text{V}$, $I_D = 3.0\text{A}$, $Z_o = 15\Omega$
t _r Rise Time	ALL	–	–	50	ns	See Fig. 17
t _{d(off)} Turn-Off Delay Time	ALL	–	–	50	ns	(MOSFET switching times are essentially independent of operating temperature.)
t _f Fall Time	ALL	–	–	40	ns	
Q _g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	–	19	30	nC	$V_{GS} = 10\text{V}$, $I_D = 11\text{A}$, $V_{DS} = 0.8\text{V}$ Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
Q _{gs} Gate-Source Charge	ALL	–	10	15	nC	
Q _{gd} Gate-Drain ("Miller") Charge	ALL	–	9.0	15	nC	
L _D Internal Drain Inductance	ALL	–	5.0	–	nH	Measured from the drain lead, 5mm (0.2 in.) from header to center of die.
L _S Internal Source Inductance	ALL	–	15	–	nH	Measured from the source lead, 5mm (0.2 in.) from header to source bonding pad.



Thermal Resistance

R _{thJC} Junction-to-Case	ALL	–	–	5.0	$^\circ\text{C/W}$	
R _{thJA} Junction-to-Ambient	ALL	–	–	175	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Ratings and Characteristics

I _S Continuous Source Current (Body Diode)	IRFF230 IRFF231	–	–	5.5	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.
	IRFF232 IRFF233	–	–	4.5	A	
I _{SM} Pulse Source Current (Body Diode) ③	IRFF230 IRFF231	–	–	22	A	
	IRFF232 IRFF233	–	–	18	A	
V _{SD} Diode Forward Voltage ②	IRFF230 IRFF231	–	–	2.0	V	$T_C = 25^\circ\text{C}$, $I_S = 5.5\text{A}$, $V_{GS} = 0\text{V}$
	IRFF232 IRFF233	–	–	1.8	V	$T_C = 25^\circ\text{C}$, $I_S = 4.5\text{A}$, $V_{GS} = 0\text{V}$
t _{rr} Reverse Recovery Time	ALL	–	450	–	ns	$T_J = 150^\circ\text{C}$, $I_F = 5.5\text{A}$, $dI_F/dt = 100\text{A}/\mu\text{s}$
Q _{RR} Reverse Recovered Charge	ALL	–	3.0	–	μC	$T_J = 150^\circ\text{C}$, $I_F = 5.5\text{A}$, $dI_F/dt = 100\text{A}/\mu\text{s}$
t _{gn} Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

① $T_J = 25^\circ\text{C}$ to 150°C .② Pulse Test: Pulse width $< 300\mu\text{s}$, Duty Cycle $< 2\%$.

③ Repetitive Rating: Pulse width limited by max. junction temperature.

See Transient Thermal Impedance Curve (Fig. 5).

IRFF230, IRFF231, IRFF232, IRFF233




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRFF230, IRFF231, IRFF232, IRFF233




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFF230, IRFF231, IRFF232, IRFF233




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Clamped inductive test circuit.




Fig. 16 - Clamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.