

# High-Voltage OVP with Battery Switchover

## General Description

The MAX4959/MAX4960 overvoltage protection controllers protect low-voltage systems against high-voltage faults of up to +28V. When the input voltage exceeds the overvoltage lockout (OVLO) threshold, these devices turn off an external pFET to prevent damage to the protected components. The undervoltage lockout (UVLO) threshold holds the external pFET off until the input voltage rises to the correct level. An additional safety feature latches off the pFET when an incorrect low-power adapter is plugged in.

The MAX4959/MAX4960 control an external battery switchover pFET (P2) (see Figures 4 and 6) that switches in the battery when the AC adapter is unplugged. The undervoltage and overvoltage trip levels can be adjusted with external resistors.

The input is protected against ±15kV HBM ESD when bypassed with a 1μF ceramic capacitor to ground. All devices are available in a small 10-pin (2mm x 2mm) μDFN and are specified for operation over the extended -40°C to +85°C temperature range.

## Applications

Notebooks  
 Laptops  
 Camcorders  
 Ultra-Mobile PCs

## Features


- ◆ Overvoltage Protection Up to +28V
- ◆ ± 2.5% Accurate Externally Adjustable OVLO/UVLO Thresholds
- ◆ Battery Switchover pFET Control
- ◆ Protection Against Incorrect Power Adapter
- ◆ Low (100μA Typ) Supply Current
- ◆ 25ms Input Debounce Timer
- ◆ 25ms Blanking Time
- ◆ 10-Pin (2mm x 2mm) μDFN Packages

## Ordering Information

| PART        | TEMP RANGE     | PIN-PACKAGE | TOP MARK |
|-------------|----------------|-------------|----------|
| MAX4959ELB+ | -40°C to +85°C | 10 μDFN     | AAO      |
| MAX4960ELB+ | -40°C to +85°C | 10 μDFN     | AAP      |

+ Denotes a lead-free package.

## Pin Configuration



Typical Operating Circuits appear at end of data sheet.

**For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at [www.maximintegrated.com](http://www.maximintegrated.com).**

# MAX4959/MAX4960

## High-Voltage OVP with Battery Switchover

### ABSOLUTE MAXIMUM RATINGS

IN, SOURCE1, GATE1, GATE2, to GND .....-0.3V to +30V  
V<sub>DD</sub> to GND .....-0.3V to +6V  
UVS, OVS, CB to GND .....-0.3V to +6V  
Continuous Power Dissipation (T<sub>A</sub> = +70°C)  
10-pin µDFN (derate 5.0mW/°C above +70°C) .....403mW

Operating Temperature Range .....-40°C to +85°C  
Junction Temperature .....+150°C  
Storage Temperature Range .....-65°C to +150°C  
Lead Temperature (soldering, 10s) .....+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### ELECTRICAL CHARACTERISTICS

(V<sub>IN</sub> = +19V, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted, C<sub>VDD</sub> = 100nF. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

| PARAMETER                                       | SYMBOL             | CONDITIONS                                                                                                                               | MIN  | TYP   | MAX   | UNITS |
|-------------------------------------------------|--------------------|------------------------------------------------------------------------------------------------------------------------------------------|------|-------|-------|-------|
| <b>IN</b>                                       |                    |                                                                                                                                          |      |       |       |       |
| Input Voltage Range                             | V <sub>IN</sub>    |                                                                                                                                          | 4    |       | 28    | V     |
| Overvoltage Adjustable Trip Range               | OVLO               | (Note 2)                                                                                                                                 | 6    |       | 28    | V     |
| Overvoltage Comp Reference                      | OVREF              | V <sub>IN</sub> rising edge                                                                                                              | 1.18 | 1.228 | 1.276 | V     |
| OVS Input Leakage Current                       | OVI <sub>LKG</sub> |                                                                                                                                          | -100 |       | +100  | nA    |
| Overvoltage Trip Hysteresis                     | OVHYS              |                                                                                                                                          |      | 1     |       | %     |
| Undervoltage Adjustable Trip Range              | UVLO               | (Note 2)                                                                                                                                 | 5    |       | 28    | V     |
| Undervoltage Comp Reference                     | UVREF              | V <sub>IN</sub> falling edge                                                                                                             | 1.18 | 1.228 | 1.276 | V     |
| UVS Input Leakage Current                       | UVI <sub>LKG</sub> |                                                                                                                                          | -100 |       | +100  | nA    |
| Undervoltage Trip Hysteresis                    | UVHYS              |                                                                                                                                          |      | 1     |       | %     |
| Internal Undervoltage Trip Level                | INTUVREF           | V <sub>IN</sub> falling edge                                                                                                             | 4.1  | 4.4   | 4.7   | V     |
| Internal Undervoltage Trip Hysteresis           | INTUVHYS           |                                                                                                                                          |      | 1     |       | %     |
| Power-On Trip Level                             | POTL               | V <sub>DD</sub> > +3V, IN rising edge                                                                                                    | 0.5  | 0.75  | 1     | V     |
| Power-On Trip Hysteresis                        | POTLHYS            |                                                                                                                                          |      | 10    |       | %     |
| IN Supply Current                               | I <sub>IN</sub>    | V <sub>IN</sub> = +19V, V <sub>OVS</sub> < OVREF and V <sub>UVS</sub> > UVREF                                                            |      | 100   | 300   | µA    |
| <b>VDD</b>                                      |                    |                                                                                                                                          |      |       |       |       |
| VDD Voltage Range                               | VDD                |                                                                                                                                          | 2.7  |       | 5.5   | V     |
| VDD Undervoltage Lockout                        | VDDUVLO            | VDD falling edge                                                                                                                         | 1.55 |       | 2.40  | V     |
| VDD Undervoltage Lockout Hysteresis             | VDDUVLOHYS         |                                                                                                                                          |      | 50    |       | mV    |
| VDD Supply Current                              | I <sub>VDD</sub>   | VDD = +5V, V <sub>IN</sub> = 0V                                                                                                          |      |       | 10    | µA    |
| <b>GATE_</b>                                    |                    |                                                                                                                                          |      |       |       |       |
| GATE1 Open-Drain MOS R <sub>ON</sub> Resistance | R <sub>ON</sub>    | V <sub>CB</sub> = 0V, V <sub>IN</sub> = 19V, V <sub>OVS</sub> < OVREF and V <sub>UVS</sub> > UVREF, I <sub>GATE_</sub> = 0.5mA (MAX4959) |      |       | 1     | kΩ    |
| GATE2 Open-Drain MOS R <sub>ON</sub> Resistance | R <sub>ON</sub>    | V <sub>CB</sub> = 3V, I <sub>GATE_</sub> = 0.5mA                                                                                         |      |       | 1     | kΩ    |

# MAX4959/MAX4960

## High-Voltage OVP with Battery Switchover

### ELECTRICAL CHARACTERISTICS (continued)

( $V_{IN} = +19V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted,  $C_{VDD} = 100nF$ . Typical values are at  $T_A = +25^{\circ}C$ .) (Note 1)

| PARAMETER                         | SYMBOL      | CONDITIONS                                                                  | MIN | TYP | MAX | UNITS     |
|-----------------------------------|-------------|-----------------------------------------------------------------------------|-----|-----|-----|-----------|
| GATE1 Leakage Current             | $G1I_{LKG}$ | $V_{OVS} > OV_{REF}$ , $V_{UVS} < UV_{REF}$ , or $V_{CB} = +5V$             | -1  |     | +1  | $\mu A$   |
| GATE2 Leakage Current             | $G2I_{LKG}$ | $V_{CB} = 0V$                                                               | -1  |     | +1  | $\mu A$   |
| <b>CB</b>                         |             |                                                                             |     |     |     |           |
| Logic-Level High                  | $V_{IH}$    |                                                                             | 1.5 |     |     | V         |
| Logic-Level Low                   | $V_{IL}$    |                                                                             |     |     | 0.4 | V         |
| CB Pulldown Resistor              | $R_{CBPD}$  |                                                                             | 1   | 2   | 3   | $M\Omega$ |
| <b>TIMING</b>                     |             |                                                                             |     |     |     |           |
| Debounce Time                     | $t_{DEB}$   | $V_{OVP} > V_{IN} > V_{UVP}$ for greater than $t_{DEB}$ for GATE1 to go low | 10  | 25  | 40  | ms        |
| GATE1 Assertion Delay from CB Pin | $t1_{GATE}$ | CB = +3V to 0<br>rise time = fall time = 5ns (Note 3)                       |     | 50  |     | ns        |
| GATE2 Assertion Delay from CB Pin | $t2_{GATE}$ | CB = 0 to +3V<br>rise time = fall time = 5ns (Note 3)                       |     | 50  |     | ns        |
| Blanking Time                     | $t_{BLANK}$ |                                                                             | 10  | 25  | 40  | ms        |
| <b>MAX4960</b>                    |             |                                                                             |     |     |     |           |
| SOURCE1/GATE1 Resistance          | $R_{SG}$    | (MAX4960)                                                                   | 140 | 200 | 260 | $k\Omega$ |
| GATE1/Ground Resistance           | $R_{GG}$    | GATE1 Asserted (MAX4960)                                                    | 140 | 200 | 260 | $k\Omega$ |




**Note 1:** All devices are production tested at  $T_A = +25^{\circ}C$ . Specifications over temperature are guaranteed by design.

**Note 2:** Do not exceed absolute maximum rating; the ratio between the externally set OVLO and UVLO threshold must not exceed 4,  $[OVLO/UVLO]_{MAX} \leq 4$ .

**Note 3:** Assertion delay starts from switching of CB pin to reaching of 80% of GATE1/GATE2 transition. This delay is measured without external capacitive load.

### Typical Operating Characteristics

( $V_{OVLO} = 22.2V$  and  $V_{UVLO} = 10.1V$ ,  $R1 = 887k\Omega$ ,  $R2 = 66.5k\Omega$ ,  $R3 = 54.9k\Omega$ , all resistors 1%,  $OV_{REF} = UV_{REF} = 1.228V$ .)




# MAX4959/MAX4960

## High-Voltage OVP with Battery Switchover

### Typical Operating Characteristics (continued)

( $V_{OVLO} = 22.2V$  and  $V_{UVLO} = 10.1V$ ,  $R1 = 887k\Omega$ ,  $R2 = 66.5k\Omega$ ,  $R3 = 54.9k\Omega$ , all resistors 1%,  $OV_{REF} = UV_{REF} = 1.228V$ .)



# MAX4959/MAX4960

## High-Voltage OVP with Battery Switchover

### Pin Description

| PIN     |         | NAME    | FUNCTION                                                                                                                                                                                                                                                           |
|---------|---------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MAX4959 | MAX4960 |         |                                                                                                                                                                                                                                                                    |
| 1       | 1       | GATE1   | pFET Gate Drive Output Open Drain. GATE1 is actively driven low, except during fault (OVP or UVP) condition (the external pFET is turned off). When $V_{UVLO} < V_{IN} < V_{OVLO}$ , GATE1 is driven low (the external pFET P1 is turned on).                      |
| 2, 9    | 9       | N.C.    | No Connection. Not internally connected. (Connect to ground or leave unconnected.)                                                                                                                                                                                 |
| —       | 2       | SOURCE1 | pFET Source Output. An internal resistor is connected between SOURCE1 and GATE1.                                                                                                                                                                                   |
| 3       | 3       | IN      | Voltage Input. IN is both the power-supply input and the overvoltage/undervoltage sense input. Bypass IN to GND with a 1 $\mu$ F ceramic capacitor to get a $\pm 15$ kV protected input. A minimum 0.1 $\mu$ F ceramic capacitor is required for proper operation. |
| 4       | 4       | UVS     | Undervoltage Threshold Set Input. Connect UVS to an external resistive divider from IN to GND to set the undervoltage lockout threshold. (See <i>Typical Operating Circuits</i> .)                                                                                 |
| 5       | 5       | OVS     | Overvoltage Threshold Set Input. Connect OVS to an external resistive divider from IN to GND to set the overvoltage lockout threshold. (See <i>Typical Operating Circuits</i> .)                                                                                   |
| 6       | 6       | VDD     | Internal Power-Supply Output. Bypass VDD to GND with a 0.1 $\mu$ F minimum capacitor. VDD powers the internal power-on reset circuits. (See the <i>VDD Capacitor Selection</i> section.)                                                                           |
| 7       | 7       | CB      | Battery Switchover Control Input. When CB is high, GATE1 is high (P1 is off), and GATE2 is low (P2 is on). When CB is low, GATE1 is controlled by internal logic and GATE2 is high (P2 is off). GATE1 is controlled by CB only if $V_{UVLO} < V_{IN} < V_{OVLO}$ . |
| 8       | 8       | GND     | Ground                                                                                                                                                                                                                                                             |
| 10      | 10      | GATE2   | pFET Gate Drive Output, Open Drain. When CB is high, GATE2 is low (P2 is on). When CB is low, GATE2 is high impedance (P2 is off).                                                                                                                                 |

### Detailed Description

The MAX4959/MAX4960 provide up to +28V overvoltage protection for low-voltage systems. When the input voltage exceeds the overvoltage trip level, the MAX4959/MAX4960 turn off an external pFET to prevent damage to the protected components.

The MAX4959/MAX4960 feature a control bit (CB) pin that controls an external battery-switchover function that switches in the battery when the adapter is unconnected. The host system detects when the battery switchover must take place and pulls CB high to turn on P2. The load current is not interrupted during battery switchover as the body diode of P2 conducts until the CB line is driven high (see the *MAX4959 Typical Operating Circuit 1*, Figure 4).

An additional safety feature latches off pFET P1 when a low-power adapter is plugged in. This protects the system from seeing repeated adapter insertions and removals when an incorrect low-power adapter is plugged in that cannot provide sufficient current.

### Undervoltage Lockout (UVLO)

The MAX4959/MAX4960 have an adjustable undervoltage lockout threshold ranging from +5V to +28V. When  $V_{IN}$  is less than the  $V_{UVLO}$ , the device waits for a blanking time,  $t_{BLANK}$ , to see if the fault still exists. If the fault does not exist at the end of  $t_{BLANK}$ , P1 remains on. If  $V_{IN}$  is less than  $V_{UVLO}$  for longer than the blanking time, the device turns P1 off and P1 does not turn on again until  $V_{IN} < 0.75$ V. See Figure 1.

### Overvoltage Lockout (OVLO)

The MAX4959/MAX4960 have an adjustable overvoltage lockout threshold ranging from +6V to +28V. When  $V_{IN}$  is greater than the  $V_{OVLO}$ , the device turns P1 off immediately. When  $V_{IN}$  drops below  $V_{OVLO}$ , P1 turns on again after the debounce time has elapsed.

### Device Operation

#### High-Voltage Adapter ( $V_{IN} > V_{OVLO}$ )


If an adapter with a voltage higher than  $V_{OVLO}$  is plugged in, the MAX4959/MAX4960 is in an OVP condition, so P1 is kept off or immediately turned off. There is

# MAX4959/MAX4960

## High-Voltage OVP with Battery Switchover

### Functional Diagrams

Functional Diagram for the MAX4959



no blanking time for OVP, but the debounce time applies once the IN voltage falls below  $V_{OVLO}$  but above  $V_{UVLO}$ . When the voltage at IN is higher than  $V_{OVLO}$ , the CB pin does not control P1.

#### Correct Adapter ( $V_{UVLO} < V_{IN} < V_{OVLO}$ )

In this case, when the adapter is plugged in, the device goes through a 20ms (typ) debounce time and ensures that the voltage at IN is between  $V_{UVLO}$  and  $V_{OVLO}$  before P1 is turned on. In this state, the CB pin controls both P1 and P2.

#### Low-Power Adapter or Glitch Condition


If the adapter has the correct voltage but not enough power (incorrect low-power adapter), the MAX4959/MAX4960 protect pFET P1 from oscillation. When the adapter is first plugged in, P1 is off so the voltage is correct. When P1 is turned on after the debounce time, the low-power adapter is dragged down to below  $V_{UVLO}$ . The device waits for a 10ms blanking time to make sure it is not a temporary glitch, and, if a fault still exists, it latches off P1. P1 does not turn on again until the adapter is unplugged ( $V_{IN} < \sim 0.75V$ ) and plugged in again. This feature can work without the battery present.

# MAX4959/MAX4960

## High-Voltage OVP with Battery Switchover

### Functional Diagrams (continued)

Functional Diagram for the MAX4960



only if the backup capacitor on  $V_{DD}$  is large enough to maintain power for greater than the 10ms blanking time. The detection that the adapter is unplugged and plugged in again is implemented by monitoring the  $V_{IN}$  signal. The adapter is unplugged when  $V_{IN}$  drops below  $V_{IN} = \sim 0.75V$ , and it is plugged in when  $V_{IN}$  becomes greater than  $V_{IN} = \sim 0.75V$ . To ensure the monitoring of this lower threshold, an external storage capacitor at the  $V_{DD}$  pin is necessary. When the input voltage  $V_{IN}$  drops below 4V, power for some internal  $V_{IN}$  monitoring circuitry is supplied by the external capacitor at the  $V_{DD}$  pin.

This capacitor is supplied by  $V_{IN}$  through a diode and is internally limited to 5.5V.

#### Adapter Not Present ( $V_{IN} < V_{UVLO}$ )

When the input voltage  $V_{IN}$  drops below 4.4V, P1 is turned off automatically and P1 does not turn on again until the adapter is unplugged ( $V_{IN} < \sim 0.75V$ ) and plugged in again. When the adapter is not present, P1 is kept off with the gate-source resistor (which is internal for the MAX4960 and external for the MAX4959), and the CB pin controls the battery switchover pFET P2.

# MAX4959/MAX4960

## High-Voltage OVP with Battery Switchover




Figure 1. Timing Diagram

The following table lists the different modes of operations:

| IN RANGE                                                         | P1 STATE                                                                                                                          | P2 STATE                                                        |
|------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|
| $V_{IN} > V_{OVLO}$                                              | P1 OFF (not affected by CB)                                                                                                       | $CB = 1 \rightarrow P2$ is ON<br>$CB = 0 \rightarrow P2$ is OFF |
| $V_{UVLO} < V_{IN} < V_{OVLO}$<br>(debounce timeout ongoing)     | P1 OFF (not affected by CB)                                                                                                       |                                                                 |
| $V_{UVLO} < V_{IN} < V_{OVLO}$<br>(debounce timeout elapsed)     | $CB = 1 \rightarrow P1$ is OFF<br>$CB = 0 \rightarrow P1$ is ON                                                                   |                                                                 |
| $V_{INTUVREF} < V_{IN} < V_{OVLO}$<br>(blanking timeout ongoing) | $CB = 1 \rightarrow P1$ is OFF<br>$CB = 0 \rightarrow P1$ is ON                                                                   |                                                                 |
| $V_{INTUVREF} < V_{IN} < V_{OVLO}$<br>(blanking timeout elapsed) | P1 OFF (not affected by CB). P1 does not turn on again until adapter is unplugged ( $V_{IN} < \sim 0.75V$ ) and plugged in again. |                                                                 |
| $V_{IN} < V_{INTUVREF}$                                          | P1 OFF (not affected by CB). P1 does not turn on again until adapter is unplugged ( $V_{IN} < \sim 0.75V$ ) and plugged in again. |                                                                 |



# MAX4959/MAX4960

## High-Voltage OVP with Battery Switchover

### Applications Information

#### MOSFET Configuration and Selection

The MAX4959/MAX4960 are used with a single MOSFET configuration as shown in the *Typical Operating Circuits* to regulate voltage as a low-cost solution.

The MAX4959/MAX4960 are designed with pFETs. For lower on-resistance, the external MOSFET can be multiple pFETs in parallel. In most situations, MOSFETs with  $R_{DS(ON)}$  specified for a  $V_{GS}$  of 4.5V work well. Also, MOSFETs (with  $V_{DS} \geq 30V$ ) withstand the full +28V  $I_N$  range of the MAX4959/MAX4960.

#### Resistor Selection for Overvoltage/Undervoltage Window

The MAX4959/MAX4960 include undervoltage and overvoltage comparators for window detection (see Figure 4). GATE1 is enhanced and after the debounce time, the pFET is turned on when the monitored voltage is within the selected window.

The resistor values  $R_1$ ,  $R_2$ , and  $R_3$  can be calculated as follows:

$$V_{UVLO} = (UV_{REF}) \left( \frac{R_{TOTAL}}{R_2 + R_3} \right)$$
$$V_{OVLO} = (OV_{REF}) \left( \frac{R_{TOTAL}}{R_3} \right)$$

where  $R_{TOTAL} = R_1 + R_2 + R_3$ .

Use the following steps to determine the values for  $R_1$ ,  $R_2$ , and  $R_3$ :

- 1) Choose a value for  $R_{TOTAL}$ , the sum of  $R_1$ ,  $R_2$ , and  $R_3$ . Because the MAX4959/MAX4960 have very high input impedance,  $R_{TOTAL}$  can be up to 5M $\Omega$ .
- 2) Calculate  $R_3$  based on  $R_{TOTAL}$  and the desired  $V_{OVLO}$  trip point:

$$R_3 = \frac{OV_{REF} \times R_{TOTAL}}{V_{OVLO}}$$

- 3) Calculate  $R_2$  based on  $R_{TOTAL}$ ,  $R_3$ , and the desired  $V_{UVLO}$  trip point:

$$R_2 = \left[ \frac{UV_{REF} \times R_{TOTAL}}{V_{UVLO}} \right] - R_3$$

- 4) Calculate  $R_1$  based on  $R_{TOTAL}$ ,  $R_2$ , and  $R_3$ :

$$R_1 = R_{TOTAL} - R_2 - R_3$$

Note that the ratio between the externally set OVLO and UVLO threshold must not exceed:

$$4 [V_{OVLO} / V_{UVLO}]_{MAX} \leq 4$$

#### VDD Capacitor Selection

$V_{DD}$  is regulated to +5V by a linear regulator. Since the minimum external adjustable UVLO trip threshold is +5V, the  $V_{DD}$  range is +5V to +28V and the value at  $V_{DD}$  is:

$$V_{DD} = V_{IN} - 0.8V \quad \text{where } V_{IN} = 5V \text{ to } 5.8V$$

$$V_{DD} = +5V \quad \text{where } V_{IN} > 5.8V$$

The capacitor at  $V_{DD}$  must be large enough to provide power to the device for an external settable time,  $t_{HOLD}$ , when  $V_{IN}$  drops to 0V. The capacitor value to have a minimum time of  $t_{HOLD}$  is:

$$C = (I_{VDD} \times t_{HOLD}) / (V_{DD} - V_{DDUVLO})$$

The worst case scenario is where  $V_{IN} = +5V$ ,  $V_{DD} = V_{IN} - 0.8V = +4.2V$ ,  $I_{VDD} = 10\mu A$  (max). For a  $t_{HOLD}$  time of 20ms,  $C = (10\mu A \times 20ms) / (4.2V - 2.2V) = 100nF$ .

**Note:** The capacitor must be greater than 100nF for the internal regulator to be stable, and needs to have low ESR and low leakage current, for example, a ceramic capacitor.

#### IN Bypass Considerations

For most applications, bypass  $I_N$  to GND with a 1 $\mu F$  ceramic capacitor. If the power source has significant inductance due to long lead length, take care to prevent overshoots due to the LC tank circuit, and provide protection if necessary to prevent exceeding the +30V absolute maximum rating on  $V_{IN}$ .

The MAX4959/MAX4960 provide protection against voltage faults up to +28V, but this does not include negative voltages. If negative voltages are a concern, connect a Schottky diode from  $I_N$  to GND to clamp negative input voltages.

#### ESD Test Conditions

The MAX4959/MAX4960 are protected from  $\pm 15kV$  Human Body Model ESD on  $I_N$  when  $I_N$  is bypassed to ground with a 1 $\mu F$  ceramic capacitor.

#### Human Body Model

Figure 2 shows the Human Body Model and Figure 3 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a 1.5k $\Omega$  resistor.

# MAX4959/MAX4960

## High-Voltage OVP with Battery Switchover




Figure 2. Human Body ESD Test Model




Figure 3. Human Body Current Waveform

### Chip Information

PROCESS: BiCMOS

# MAX4959/MAX4960

## High-Voltage OVP with Battery Switchover

### Typical Operating Circuits




Figure 4. MAX4959 Typical Operating Circuit 1

# MAX4959/MAX4960

## High-Voltage OVP with Battery Switchover

### Typical Operating Circuits (continued)




Figure 5. MAX4959 Typical Operating Circuit 2

# MAX4959/MAX4960

## High-Voltage OVP with Battery Switchover

### Typical Operating Circuits (continued)




Figure 6. MAX4960 Typical Operating Circuit 1

# MAX4959/MAX4960

## High-Voltage OVP with Battery Switchover

Typical Operating Circuits (continued)




Figure 7. MAX4960 Typical Operating Circuit 2

### Package Information

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | OUTLINE NO.             | LAND PATTERN NO.        |
|--------------|--------------|-------------------------|-------------------------|
| 10 µDFN      | L1022+1      | <a href="#">21-0164</a> | <a href="#">90-0006</a> |

# **MAX4959/MAX4960**

## **High-Voltage OVP with Battery Switchover**

### **Revision History**

| REVISION<br>NUMBER | REVISION<br>DATE | DESCRIPTION                                        | PAGES<br>CHANGED |
|--------------------|------------------|----------------------------------------------------|------------------|
| 0                  | 7/07             | Initial release                                    | —                |
| 1                  | 7/14             | Removed $\mu$ MAX products for MAX4959 and MAX4960 |                  |



*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*

**Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000**

15