


TRIPLE 3-INPUT "NAND" GATE


MTTL MC7400P series
MTTL MC5400L/7400L series

MC5410L *
MC7410P,L *

1/3 OF CIRCUIT SHOWN



This package consists of three 3-input NAND gates. Each gate may be used as an inverter, or two gates may be cross-coupled to form bistable circuits.



Positive Logic: $12 = 1 \cdot 2 \cdot 13$
Negative Logic: $12 = 1 \cdot 2 \cdot 13$


Input Loading Factor = 1
Output Loading Factor = 10

Total Power Dissipation = 30 mW typ/pkg
Propagation Delay Time = 13 ns typ

* L suffix = TO-116 ceramic package (Case 632)
P suffix = TO-116 plastic package (Case 605)
See General Information section for package outline dimensions.

SWITCHING TIME TEST CIRCUIT

VOLTAGE WAVEFORMS AND DEFINITIONS



375

375

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



Characteristic	Symbol	Pin Under Test	MC5410 Test Limits -55 to +125 °C				MC7410 Test Limits 0 to +70 °C				TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:														Gnd							
			Min	Max	Unit	Min	Max	Unit	Min	Max	Unit	I_{OL}	I_{OH}	V_L	V_{OL}	V_{OH}	V_{IH}	V_{HH}	V_{H1}	V_{H2}	V_{H3}	V_{H4}	V_{H5}	V_{H6}		V_{H7}	V_{H8}	V_{H9}	V_{CC}	V_{COH}		
			TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:																													
Input																																
Forward Current	I_F	1	-	-1.6	mAdc	-	-1.6	mAdc	-	-1.6	mAdc	-	-1	-	-	2.13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	7*	
Leakage Current	I_{R1}	1	-	40	μ Adc	-	40	μ Adc	-	40	μ Adc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	2.7,13*	
	I_{R2}	1	-	1.0	mAdc	-	1.0	mAdc	-	1.0	mAdc	-	-	-	-	1	-	-	-	-	-	-	-	-	-	-	-	-	-	14	2.7,13*	
Output																																
Output Voltage	V_{OL}	12	-	0.4	Vdc	-	0.4	Vdc	-	0.4	Vdc	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	7*
	V_{OH}	12	2.4	-	Vdc	2.4	-	Vdc	-	2.4	-	12	-	12	-	-	2.13	-	-	-	-	-	-	-	-	-	-	-	-	14	-	7*
Short-Circuit Current	I_{SC}	12	-20	-55	mAdc	-18	-55	mAdc	-	-55	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	1.2,7,12,13*	
Power Requirements (Total Device)																																
Power-Supply Drain	I_{PDH}	14	-	15.3	mAdc	-	15.3	mAdc	-	15.3	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	7
	I_{PDL}	14	-	5.4	mAdc	-	5.4	mAdc	-	5.4	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	1.2,7,13*
Switching Parameters																																
Turn-On Delay	t_{pol}	1,12	-	15**	ns	-	15**	ns	-	15**	ns	-	1	12	-	2.13	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	7*
Turn-Off Delay	t_{pol}	1,12	-	29**	ns	-	29**	ns	-	29**	ns	-	1	12	-	2.13	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	7*

*Ground inputs to gates not under test.
**Tested only at 25°C.