

MNDM54LS164X REV 1A0

 Original Creation Date: 04/03/98
 Last Update Date: 07/08/98
 Last Major Revision Date: 04/03/98

SERIAL - IN, PARALLEL - OUT SHIFT REGISTER
General Description

The 'LS164 is a high-speed 8-bit serial-in/parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock.

Industry Part Number

54LS164

Prime Die

L164

NS Part Numbers

 DM54LS164E/883
 DM54LS164J/883
 DM54LS164W/883

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Features

- Typical Shift Frequency of 35 MHZ
- Asynchronous Master Reset
- Grated Serial Data Input
- Fully Synchronous Data Transfers

(Absolute Maximum Ratings)

(Note 1)

Storage Temperature	-65 C to +150 C
Ambient Temperature under Bias	-55 C to +125 C
Junction Temperature under Bias	-55C to +175C
Vcc Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage	-0.5V to +10.0V
Current Applied to Output in LOW State (Max)	twice the rated Iol(mA)

Note 1: Absolute Maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55 C to +125 C
Supply Voltage	
Military	+4.5V to +5.5V

Electrical Characteristics

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)

DC: VCC 4.5V to 5.5V, Temp range: -55C to 125C

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
IIH	Input High Current	VCC=5.5V, VM=2.7V, VINH=4.5V, VINL=0.0V	1, 3	INPUTS		20	uA	1, 2, 3
IBVI	Input High Current	VCC=5.5V, VM=10.0V, VINH=4.5V, VINL=0.0V	1, 3	INPUTS		100	uA	1, 2, 3
IIL	Input LOW Current	VCC=5.5V, VM=0.4V, VINH=4.5V, VINL=0.0V	1, 3	INPUTS	-.03	-0.4	mA	1, 2, 3
VOL	Output LOW Voltage	VCC=4.5V, VIL=0.7V, IOL=4.0mA, VIH=2.0V	1, 3	OUTPUTS		0.4	V	1, 2, 3
VOH	Output HIGH Voltage	VCC= 4.5V, VIH=2.0V, IOH=-0.4mA	1, 3	OUTPUTS	2.5		V	1, 2, 3
IOS	Short Circuit Current	VCC=5.5V, VINH=4.5V, VOUT=0.0V	1, 3	OUTPUTS	-20	-100	mA	1, 2, 3
VCD	Input Clamp Diode Voltage	VCC=4.5V, IM=-18mA, VINH=4.5V	1, 3	INPUTS		-1.5	V	1, 2, 3
ICC	Supply Current	VCC=5.5V, VINH=4.5V, VINL=0.0V	1, 3	VCC		27	mA	1, 2, 3

AC PARAMETERS - 15pF

(The following conditions apply to all the following parameters, unless otherwise specified.)

AC: CL=15pF, RL=2k ohms Temp range: +25C

tpHL	Propagation Delay	VCC=5.0V	5	MR to Qn		33	ns	9
tpLH	Propagation Delay	VCC=5.0V	5	CP to Qn		27	ns	9
tpHL 2	Propagation Delay	VCC=5.0V	5	CP to Qn		32	ns	9
ts(H/L)	Setup Time	VCC=5.0V	5	A or B to CP	15		ns	9
th(H/L)	Hold Time	VCC=5.0V	5	A or B to CP	5		ns	9
tREC	Recovery Time	VCC=5.0V	5	MR to CP	20		ns	9
tw(H/L)	Pulse Width	VCC=5.0V	5	CP	20		ns	9
tw(L)	Pulse Width	VCC=5.0V	5	MR	20		ns	9
fMAX	Maximum Clock Frequency	VCC=5.0V	5	CP	25		MHZ	9

Electrical Characteristics

AC PARAMETERS - 50pF

(The following conditions apply to all the following parameters, unless otherwise specified.)

AC: CL=50pF, RL=2k ohms

Temp range: -55C to +125C

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
tpHL	Propagation Delay	VCC=5.0V	2, 4	MR to Qn	2	38	ns	9
			2, 4	MR to Qn	2	49	ns	10, 11
tpLH	Propagation Delay	VCC=5.0V	2, 4	CP to Qn	2	32	ns	9
			2, 4	CP to Qn	2	42	ns	10, 11
tpHL 2	Propagation Delay	VCC=5.0V	2, 4	CP to Qn	2	37	ns	9
			2, 4	CP to Qn	2	48	ns	10, 11
Ts (H/L)	Set-up time	VCC=5.0V	2, 4	A or B to CP	15		ns	9
			2, 4	A or B to CP	20		ns	10, 11
th (H/L)	Hold time	VCC=5.0V	2, 4	A or B to CP	5		ns	9
			2, 4	A or B to CP	10		ns	10, 11
tREC	Recovery Time	VCC=5.0V	2, 4	MR to CP	20		ns	9
			2, 4	MR to CP	25		ns	10, 11
Tw (H/L)	Pulse width	VCC=5.0V	2, 4	CP	20		ns	9
			2, 4	CP	25		ns	10, 11
Tw (L)	Pulse width	VCC=5.0V	2, 4	MR	20		ns	9
			2, 4	MR	25		ns	10, 11
Fmax	Maximum clock frequency	VCC=5.0V	2, 4	CP	25		MHZ	9
			2, 4	CP	20		MHZ	10, 11

Note 1: Screen tested 100% on each device at +25C, +125C & -55C temperature, subgroups A1, 2, 3, 7 & 8.

Note 2: Screen tested 100% on each device at +25C temperature only, subgroup A9.

Note 3: Sample tested (Method 5005, Table 1) on each MFG. lot at +25C, +125C & -55C temperature, subgroups A1, 2, 3, 7 & 8.

Note 4: Sample tested (Method 5005, Table 1) on each MFG. lot at +25C, subgroup A9. Subgroups 10 & 11 are guaranteed, not tested.

Note 5: GUARANTEED, NOT TESTED. (Design characterization data)

Revision History

Rev	ECN #	Rel Date	Originator	Changes
1A0	M0001756	07/08/98	Linda Collins	Initial MDS release: MNDM54LS164-X Rev. 1A0. Changed note 5 (guaranteed, not tested) in the AC (50pF) notes reference column to note 2 ('Screen tested 100% at +25C, subgroup 9) and to note 4 ('Subgroups 10 & 11 are guaranteed, not tested'). Changed note 2 in the AC (15pF) notes reference column to note 5. Reworded the phrase in note 4 from 'and periodically at +125C & -55C, subgroups 10 & 11' to 'Subgroups 10 & 11 are guaranteed, not tested'.