

# AN8122FAP

## High Speed Low Power Consumption 8-Bit A/D Converter

### ■ Overview


The AN8122FAP is a 8-bit A/D converter for image processing which uses the high speed bipolar process, realizing the low power consumption and analogue input band of 60MHz. It can operate with single power supply of 5V and maximum conversion rate of 50MSPS.

### ■ Features


- 8-bit resolution
- Maximum conversion rate : 50MSPS (min.)
- Wide input band : 60MHz, typ. (-3dB)
- Low power consumption : 150mW (typ.)
- Operation on single power supply of 5V
- Low input capacitance : 15pF
- Input/Output form : TTL level compatible

### ■ Application Field

- Image processing
- Measuring equipment such as digital oscilloscope



### ■ Block Diagram



6932852 0012980 00T

### ■ Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	-0.3 to +6.0	V
Analogue input voltage	V <sub>IN</sub>	0 to V <sub>CC</sub> +0.3	V
Digital input voltage	V <sub>CLK</sub> /MINV/ENB	-0.3 to V <sub>CC</sub> +0.3	V
Digital output current	I <sub>D7</sub> to I <sub>D0OVF</sub>	-15	mA
Reference resistive current	I <sub>RT</sub> /I <sub>RB</sub>	+50/-50	mA
Reference voltage	V <sub>RT</sub> /V <sub>RB</sub>	0 to V <sub>CC</sub> +0.3	V
Power dissipation	P <sub>D</sub>	334*	mW
Operating ambient temperature	T <sub>opr</sub>	-20 to 75	°C
Storage temperature	T <sub>stg</sub>	-55 to 150	°C

\* Ta=75°C

### ■ Recommended Operating Conditions (Ta=25°C)

Parameter	Symbol	min	typ	max	Unit
Supply voltage	V <sub>CC</sub>	4.75	5.0	5.25	V
Reference voltage	V <sub>RT</sub>	—	5.0	—	V
	V <sub>RB</sub>	—	3.0	—	V
Analogue input voltage	V <sub>IN</sub>	V <sub>RB</sub>	—	V <sub>RT</sub>	V
Digital input voltage	V <sub>IH</sub>	2.0	—	—	V
	V <sub>IL</sub>	—	—	0.8	V
Clock input pulse width *	t <sub>H</sub>	—	14	—	ns

\* f<sub>CLK</sub>=35MHz

### ■ Electrical Characteristics (V<sub>CC</sub>=5V, Ta=25°C)

Parameter	Symbol	Condition	min	typ	max	Unit
Supply current	I <sub>CC</sub>		—	30	50	mA
Reference power supply output voltage	V <sub>RO</sub>	I <sub>RO</sub> =10mA, V <sub>RVCC</sub> =5.0V	2.8	3.0	3.2	V
Reference supply current	I <sub>RVCC</sub>	Reference power supply output under no Load	—	2.0	—	mA
Reference resistive current	I <sub>RT</sub>	V <sub>RT</sub> =5.0V	—	9	20	mA
	I <sub>RB</sub>	V <sub>RB</sub> =3.0V	-20	-9	—	mA
Input bias current	I <sub>IN</sub>	V <sub>IN</sub> =4.0V	—	40	120	μA
Digital input current	I <sub>IH</sub>	V <sub>IH</sub> =2.7V	—	100	145	μA
	I <sub>IL</sub>	V <sub>IL</sub> =0.4V	-145	-100	—	μA
Digital output voltage	V <sub>OH</sub>	I <sub>OH</sub> =-400μA	2.7	3.4	—	V
	V <sub>OL</sub>	I <sub>OL</sub> =1.6mA	—	0.2	0.4	V
Linearity error	E <sub>L</sub>	V <sub>RT</sub> -V <sub>RB</sub> =2.0V	—	±0.25	±0.65	LSB
Differential linearity error	E <sub>D</sub>	V <sub>RT</sub> -V <sub>RB</sub> =2.0V	—	±0.25	±0.65	LSB
Maximum conversion rate	F <sub>C</sub> MAX		50	—	—	MHz
Maximum conversion rate			—	2	—	V <sub>P-P</sub>
Equivalent input impedance *1	R <sub>IN</sub>	V <sub>IN</sub> =4V	—	50	—	kΩ
Input capacitance *1	C <sub>IN</sub>	V <sub>IN</sub> =4V	—	15	—	pF
Quantization noise *2	SINAD	f <sub>CLK</sub> =35MHz, f <sub>IN</sub> =5MHz	—	45	—	dB
		f <sub>CLK</sub> =35MHz, f <sub>IN</sub> =10MHz	—	43	—	dB
Input band *1	BW <sub>F</sub>	V <sub>IN</sub> =2V <sub>P-P</sub> , -3dB	—	60	—	MHz
Clock duty *1	DTY	f <sub>CLK</sub> =50MHz	—	50	—	%
Digital output delay *1	τ <sub>d</sub>		—	20	—	ns

\*1 Design reference value but not guaranteed one


\*2 Total harmonics distortion included

■ 6932852 0012981 T46 ■

**Panasonic**

689

■ Timing Chart



■ Output Code

Step	Input signal			Digital output			
	2.000VFS	7.8125mV	STEP	MINV=L		MINV=H	
				M	L	M	L
				OVF	76543210	OVF	76543210
000		3.00000		0	00000000	0	10000000
001		3.00781		0	00000001	0	10000001
.		.		.	.	.	.
.		.		.	.	.	.
.		.		.	.	.	.
127		3.99218		0	01111111	0	11111111
128		4.00000		0	10000000	0	00000000
129		4.00781		0	10000001	0	00000001
.		.		.	.	.	.
.		.		.	.	.	.
.		.		.	.	.	.
255		4.99218		0	11111111	0	01111111
256		5.00000		1	11111111	1	01111111

■ 6932852 0012982 982 ■

Panasonic

### Pin Descriptions

Pin No.	Symbol	Pin name	Standard waveform	Voltage level	Description
29	VIN	Analogue input		3 to 5V	It is an input pin of analogue signal for A/D conversion circuit.
7, 18 26, 31	AGND	Analogue ground		0V	Connect AGND and DGND with the possible lowest impedance at one point as near as possible to the chip.
28 30	AV <sub>CC</sub>	Analogue power supply pin		5V	It is a power supply pin for analogue. Connect tantalum capacitor of several $\mu\text{F}$ and ceramic capacitor of $0.1\ \mu\text{F}$ as near as possible to this pin between this pin and AGND.
5 21	DV <sub>CC</sub>	Digital power supply pin		5V	It is a power supply pin for digital. Connect tantalum capacitor of several $\mu\text{F}$ and ceramic capacitor of $0.1\ \mu\text{F}$ as near as possible to this pin between this pin and DGND.
32 25	V <sub>RT</sub> V <sub>RB</sub>	Reference voltage high level, Reference voltage low level		5V 3V	It is used to set the reference voltage for comparator. Normally, V <sub>RT</sub> is given 5V and V <sub>RB</sub> is given 3V. Connect tantalum capacitor of several $\mu\text{F}$ and ceramic capacitor of $0.1\ \mu\text{F}$ in parallel between each pin and analogue ground.
4 22	DGND	Digital ground		0V	Connect AGND and DGND with the possible lowest impedance at one point as near as possible to the chip.
2	CLK	Clock input	Refer to the timing chart.	TTL	It is a clock for sampling. For their timing, refer to the timing chart.
6 9 10 11 12 13 14 15 16	OVF D7 D6 D5 D4 D3 D2 D1 D0	Overflow output, Digital output (LSB), Digital output, Digital output, Digital output, Digital output, Digital output, Digital output, Digital output (MSB)	Refer to the timing chart.	TTL	It is an output pin of TTL Level.
19	MINV	Output code setting pin	Refer to the output code table.	TTL	Setting the MINV pin to "H" level sets the digital output code to 2's complement code and setting it to "L" level sets the digital output code to binary code. The output is reversed synchronously with clock.
23	ENB	Output enabling pin		TTL	Setting the ENB pin to "H" level enters the digital output pins (D0 - D7) into high impedance mode and setting it to "L" level enters them into enabling mode in which the digital data is outputted.
20 27	V <sub>RO</sub> V <sub>R<sub>CC</sub></sub>	Reference voltage output, Power supply pin for reference power supply		V <sub>CC</sub> - 2.0V V <sub>CC</sub>	It is a power supply output pin for A/D reference voltage. It is V <sub>CC</sub> pin for reference power supply.

Pin No. 1, 3, 8, 17, 24 : NC

■ 6932852 0012983 819 ■

**Panasonic**

691