AQR113C-B0-C
Grade Your BOM

Description:

PHY 4-CH 10Mbps/100Mbps/1Gbps/2.5Gbps/5Gbps/10Gbps 0.7V/1V/1.8V/2V/3.3V 64-Pin FCBGA Tray

Introduction date:

Oct 24, 2018

Updated: +90 days


See morePHY by Marvell Semiconductor

Online version: https://www.datasheets.com/part-details/aqr113c-b0-c-marvell-semiconductor-414395210

overviewOverview

Familiarize yourself with the fundamental general information, properties, and characteristics of the component, along with its compliance with industry standards and regulations.

LifeCycleinfo
EU RoHS
rohs yesYes
RoHS Version
2011/65/EU, 2015/863
Automotive
noNo
Supplier Cage Codeinfo
54BL8
HTSUSAinfo
8542390001
Schedule Binfo
8542390060
PPAP
noNo
Category Path
Semiconductor > Communication > Protocols and Networks > PHY

packagePackage

The package information for the component gives important details about the product's size, weight, and packaging. This helps engineers determine if the product meets their requirements and expectations.

Basic Package Type
infolock
Package Family Name
infolock
Supplier Package
infolock
Package Description
infolock
Lead Shape
infolock
Pin Count
infolock
PCB
infolock
Tabinfo
infolock
Package Length (mm)info
infolock
Package Width (mm)info
infolock
Package Height (mm)info
infolock
Seated Plane Height (mm)info
infolock
Pin Pitch (mm)info
infolock
Package Diameter (mm)
infolock
Package Material
infolock
Mounting
infolock
Package Overall Height (mm)
infolock
Package Overall Width (mm)
infolock
Package Overall Length (mm)
infolock

parametricParametric

The parametric information displays vital features and performance metrics of the component, which helps engineers and supply chain managers to compare and choose the most appropriate electronic component for their applications and needs.

Product Line
infolock
Supplier Temperature Grade
infolock
Type
infolock
Minimum Storage Temperature
infolock
Maximum Storage Temperature
infolock
Operating Supply Voltage
infolock
Process Technology
infolock
Number of Transceivers
infolock
Number of Channels per Chip
infolock
Maximum Data Rate
infolock
PHY Line Side Interface
infolock
JTAG Support
infolock
Standard Supported
infolock
Typical Data Rate
infolock
UTOPIA Level
infolock
Integrated CDR
infolock
Ethernet Interface Type
infolock
Ethernet Speed
infolock
Overhead Octet Support
infolock
Optical Carrier Level
infolock
Maximum Power Dissipation
infolock
Power Supply Type
infolock
Minimum Operating Supply Voltage
infolock
Typical Operating Supply Voltage
infolock
Maximum Operating Supply Voltage
infolock
Minimum Operating Temperature
infolock
Maximum Operating Temperature
infolock
Maximum Supply Current
infolock

processorCrosses

Interested in More Free Data?

Discover a form-fit-function equivalent from another manufacturer or even suitable upgrades and downgrades, and much more.

No Credit Card. No Commitment.

AQR113C-B0-C

AQR113C-B0-CBy Marvell Semiconductor