

---

## 4.25-GBPS CABLE AND PC BOARD EQUALIZER

---

### FEATURES

- Multirate Operation up to 4.25 Gbps
- Compensates up to 12 dB Loss at 2.1 GHz
- Suitable to Receive 4.25 Gbps Data Over up to 36 Inches (0.91 Meters) of FR4 PC Boards
- Suitable to Receive 4.25 Gbps Data Over up to 30 Feet (9.1 Meters) of CX4 Cable
- Ultralow Power Consumption
- Input Offset Cancellation
- High-Input Dynamic Range
- Output Disable
- Output Polarity Select
- Selectable Loss-of-Signal (LOS) Detection
- Selectable Squelch Function
- CML Data Outputs
- Single 3.3-V Supply
- Surface-Mount, Small-Footprint, 3-mm × 3-mm, 16-Pin QFN Package

### APPLICATIONS

- 1.0625-Gbps, 2.125-Gbps, and 4.25-Gbps Fibre Channel Systems
- High-Speed Links in Communication and Data Systems
- Backplane Interconnect
- Rack-to-Rack Interconnect

### DESCRIPTION

The TLK4201EA is a versatile, high-speed limiting equalizer for applications in digital high-speed links with data rates up to 4.25 Gbps.

This device provides a high-frequency boost of 12 dB at 2.1 GHz as well as sufficient gain to ensure a fully differential output swing for input signals as low as 100 mV<sub>P-P</sub> (at the input of the interconnect line or cable).

The high input signal dynamic range ensures low-jitter output signals even when overdriven with input signal swings as high as 2000 mV<sub>P-P</sub>.

The TLK4201EA includes fixed loss-of-signal (LOS) detection, which can be used to implement a squelch function by connecting the LOS output to the adjacent DISABLE input. The LOS function can be disabled by pulling LOSDIS to high level.

The TLK4201EA is available in a small-footprint, 3-mm × 3-mm, 16-pin QFN package. It requires a single 3.3-V supply.

This very power-efficient equalizer is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## BLOCK DIAGRAM

A simplified block diagram of the TLK4201EA is shown in Figure 1. This compact, low-power, 4.25-Gbps equalizer consists of a high-speed data path with an offset cancellation circuitry, a loss-of-signal detection block, and a band-gap voltage reference and bias current generation block.

The equalizer requires a single 3.3-V supply voltage. All circuit parts are described in detail as follows.




Figure 1. Simplified Block Diagram of the TLK4201EA

## HIGH-SPEED DATA PATH

The high-speed data signal with frequency dependent loss is applied to the data path by means of the input signal pins DIN+/DIN-. The data path consists of the fixed equalizer input stage with 100-Ω on-chip differential line termination, three gain stages, which provide the required gain to ensure a limited output signal, and a CML output stage. The equalized and amplified data output signal is available at the output pins DOUT+/DOUT-, which provide 2 × 50-Ω back-termination to VCC. The output stage also includes a data polarity switching function, which is controlled by the OUTPUTPOL input, and a disable function, controlled by the signal applied to the DISABLE input pin. An offset cancellation circuit compensates for inevitable internal offset voltages and thus ensures proper operation even for very small input data signals.

The low-frequency cutoff is as low as 10 kHz with the built-in filter capacitor. For applications which require even lower cutoff frequencies, an additional external filter capacitor can be connected to the COC1/COC2 pins.

## LOSS OF SIGNAL DETECTION

The output signal of the second gain stage is monitored by the loss-of-signal detection circuitry. In this block, the input signal is compared to a fixed threshold. If the low-frequency components of the input signal fall below this threshold, a loss of signal is indicated at the LOS pin.

A squelch function can be easily implemented by connecting the LOS output to the adjacent DISABLE input. This measure avoids chattering of the output when no input signal is present. The LOS function can be disabled by pulling LOSDIS to high level.

## BAND-GAP VOLTAGE AND BIAS GENERATION


The TLK4201EA equalizer is supplied by a single 3.3V ±10% supply voltage connected to the VCC pins. This voltage is referred to ground (GND).

An on-chip band-gap voltage circuit generates a supply-voltage-independent reference from which all internally required voltages and bias currents are derived.

## DEVICE INFORMATION

The TLK4201EA is available in a small-footprint, 3-mm × 3-mm, 16-pin QFN Package.

This quad package has a lead pitch of 0.5 mm. The pinout is shown in [Figure 2](#).



**Figure 2. Pinout of TLK4201EA**

## TERMINAL FUNCTIONS

| TERMINAL  |          | TYPE      | DESCRIPTION  |
|-----------|----------|-----------|--|
| NAME      | NO.      |           |  |
| VCC       | 1, 4, 12 | Supply    | 3.3V ± 10% supply voltage.   |
| DIN+      | 2        | Analog In | Noninverted data input. On-chip 100-Ω terminated to DIN–.  |
| DIN–      | 3        | Analog In | Inverted data input. On-chip 100-Ω terminated to DIN+.   |
| LOSDIS    | 5        | CMOS In   | LOS disable input. High level disables LOS circuitry and sets LOS pin to low level. Low level enables LOS function. This pin has approximately 825-kΩ internal electronic pulldown resistor.                   |
| DISABLE   | 6        | CMOS In   | Disables CML output stage when set to high level. 400-kΩ on-chip pulldown resistor.  |
| LOS       | 7        | CMOS Out  | High level indicates that the input signal amplitude is below the fixed threshold level.   |
| GND       | 8, 16    | Supply    | Circuit ground   |
| OUTPUTPOL | 9        | CMOS In   | Output data signal polarity select with approximately 715-kΩ internal electronic pullup resistor:<br>Setting to high-level or leaving pin open selects normal polarity. Low-level selects inverted polarity.   |
| DOUT–     | 10       | CML Out   | Inverted data output. On-chip 50-Ω back-terminated to VCC.   |
| DOUT+     | 11       | CML Out   | Noninverted data output. On-chip 50-Ω back-terminated to VCC.  |
| NC        | 13       | —         | Not connected  |
| COC1      | 14       | Analog    | Offset cancellation filter capacitor terminal 1. Connect an additional filter capacitor between this pin and COC2 (pin 15).<br>To disable the offset cancellation loop connect COC1 and COC2 (pins 14 and 15). |
| COC2      | 15       | Analog    | Offset cancellation filter capacitor terminal 2. Connect an additional filter capacitor between this pin and COC1 (pin 14).<br>To disable the offset cancellation loop connect COC1 and COC2 (pins 14 and 15). |
| EP        | EP       |           | Exposed die pad (EP) must be grounded.   |

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|  |   | VALUE <sup>(1)</sup> | UNIT |
|--|---|----------------------|------|
| V <sub>CC</sub>  | Supply voltage at VCC <sup>(2)</sup>                                | –0.3 to 4            | V    |
| V <sub>DIN+</sub> , V <sub>DIN–</sub>  | Input voltage at DIN+, DIN– <sup>(2)</sup>                          | 0.5 to 4             | V    |
| V <sub>LOSDIS</sub> , V <sub>DISABLE</sub> ,<br>V <sub>OUTPOL</sub> , V <sub>COC1</sub> ,<br>V <sub>COC2</sub> | Input voltage at LOSDIS, DISABLE, OUTPOL, COC1, COC2 <sup>(2)</sup> | –0.3 to 4            | V    |
| V <sub>COC,DIFF</sub>  | Differential input voltage between COC1 and COC2                    | ±1                   | V    |
| V <sub>DIN,DIFF</sub>  | Differential input voltage between DIN+ and DIN–                    | ±2.5                 | v    |
| I <sub>DIN+</sub> , I <sub>DIN–</sub>  | Continuous input current at input pins DIN+ and DIN–                | –25 to 25            | mA   |
| ESD  | ESD ratings at all pins, human body model (HBM)                     | 2.5                  | kV   |
| T <sub>J,max</sub>   | Maximum junction temperature  | 125                  | °C   |
| T <sub>stg</sub>   | Storage temperature range   | –65 to 85            | °C   |
| T <sub>A</sub>   | Free-air operating temperature                                      | –40 to 85            | °C   |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

|                 |                                | MIN | NOM | MAX | UNIT |
|-----------------|--------------------------------|-----|-----|-----|------|
| V <sub>CC</sub> | Supply voltage                 | 3   | 3.3 | 3.6 | V    |
| V <sub>IH</sub> | High-level input voltage, CMOS | 2.1 |     |     | V    |
| V <sub>IL</sub> | Low-level input voltage, CMOS  |     |     | 0.6 | V    |
| T <sub>A</sub>  | Free-air operating temperature | –40 |     | 85  | °C   |

## DC ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| PARAMETER       | TEST CONDITIONS  | MIN | TYP <sup>(1)</sup> | MAX | UNIT |
|-----------------|--|-----|--------------------|-----|------|
| V <sub>CC</sub> | Supply voltage   | 3   | 3.3                | 3.6 | V    |
| I <sub>CC</sub> | Supply current<br>LOSDIS = low, DISABLE = low,<br>including CML output current |     | 32                 | 38  | mA   |
| R <sub>I</sub>  | Input resistance, data<br>Differential   |     | 100                |     | Ω    |
| R <sub>O</sub>  | Output resistance, data<br>Single-ended to V <sub>CC</sub>                     |     | 50                 |     | Ω    |
| V <sub>OH</sub> | High-level output voltage, LOS<br>I <sub>source</sub> = 30 μA                  | 2.4 |                    |     | V    |
| V <sub>OL</sub> | Low-level output voltage, LOS<br>I <sub>sink</sub> = 1 mA                      |     |                    | 0.4 | V    |

(1) Typical values are measured at V<sub>CC</sub> = 3.3 V and T<sub>A</sub> = 25°C

## AC ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| PARAMETER                    |   | TEST CONDITIONS  | MIN   | TYP <sup>(1)</sup> | MAX  | UNIT              |
|------------------------------|---|--|---|--------------------|------|-------------------|
| Low frequency –3dB bandwidth |   | C <sub>OC</sub> = open   |   | 10                 | 50   | kHz               |
|                              |   | C <sub>OC</sub> = 0.1 μF   |   | 0.8                |      |                   |
| Maximum data rate            |   |  | 4.25  |                    |      | Gbps              |
| V <sub>IN,MIN</sub>          | Data input voltage sensitivity <sup>(2)</sup> | BER < 10 <sup>-12</sup> , input signal applied over 36 inches of 7-mil-wide stripline interconnect on standard FR4, voltage at the input of the interconnect line, K28.5 pattern at 4.25 Gbps. |   | 100                | 120  | mV <sub>P-P</sub> |
| V <sub>IN,MAX</sub>          | Data input voltage overload                   | Voltage at the interconnect input  | 2000  |                    |      | mV <sub>P-P</sub> |
|                              | High-frequency boost                          | f = 2.1 GHz  | 9   | 12                 | 16   | dB                |
| V <sub>OD</sub>              | Data differential output voltage swing        | DISABLE = high   |   | 0.25               | 10   | mV <sub>P-P</sub> |
|                              |   | DISABLE = low  | 600   | 780                | 1200 |                   |
| DJ                           | Deterministic jitter                          | f = 4.25 GHz, K28.5 pattern, V <sub>IN</sub> = 200 mV <sub>P-P</sub> (differential voltage at the interconnect input)  | No board or cable                                 |                    | 20   | pS <sub>P-P</sub> |
|                              |   |  | 24 inches of 7-mil-wide stripline on standard FR4 |                    | 25   |                   |
|                              |   |  | 36 inches of 7-mil-wide stripline on standard FR4 |                    | 20   |                   |
|                              |   |  | 30 feet CX4 cable                                 |                    | 20   |                   |
|                              |   |  | 50 feet CX4 cable                                 |                    | 35   |                   |
| RJ                           | Random jitter                                 | V <sub>IN</sub> = 200 mV <sub>P-P</sub> (differential voltage at the interconnect input)   |   | 4                  |      | pS <sub>RMS</sub> |
|                              | Latency                                       | From DIN+/DIN– to DOUT+/DOUT–  |   | 250                |      | ps                |
| t <sub>r</sub>               | Output rise time                              | 20% to 80%, 4.25 Gbps, no board or cable   |   | 55                 | 85   | ps                |
| t <sub>f</sub>               | Output fall time                              | 20% to 80%, 4.25 Gbps, no board or cable   |   | 55                 | 85   | ps                |
| t <sub>DIS</sub>             | Disable response time                         |  |   | 20                 |      | ns                |
| V <sub>AS</sub>              | LOS assert threshold voltage                  | Input signal applied over 36 inches of 7-mil-wide stripline interconnect on standard FR4, voltage at the input of the interconnect line, K28.5 pattern at 4.25 Gbps. <sup>(3)</sup>            | 40  | 80                 |      | mV <sub>P-P</sub> |
| V <sub>DAS</sub>             | LOS de-assert threshold voltage               | Input signal applied over 36 inches of 7-mil-wide stripline interconnect on standard FR4, voltage at the input of the interconnect line, K28.5 pattern at 4.25 Gbps. <sup>(3)</sup>            |   | 130                | 200  | mV <sub>P-P</sub> |
|                              | LOS hysteresis                                | K28.5 at 4.25 Gbps over 36 inches of 7-mil-wide stripline on standard FR4  | 3   | 4.5                |      | dB                |
| t <sub>AS/DAS</sub>          | LOS assert/de-assert time                     | K28.5 at 4.25 Gbps over 36 inches of 7-mil-wide stripline on standard FR4  | 2   |                    | 100  | μs                |

(1) Typical values are measured at V<sub>CC</sub> = 3.3 V and T<sub>A</sub> = 25°C.

(2) The given differential input signal swing is measured at the input of the interconnect. The high-frequency components of the signal at the output of the interconnect (connected to input pins DIN+/DIN– of the TLK4201EA) may be attenuated by as much as 12 dB at 2.1 GHz depending on the interconnect length and attenuation characteristics of the interconnect.


(3) Depending on the interconnect line length and performance, the bit pattern, and the data rate, the assert and de-assert threshold voltage levels vary. For more information, see the *Typical Characteristics* section.

**TYPICAL CHARACTERISTICS**


Typical operating condition is at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and  $V_{IN} = 200\text{ mV}_{p-p}$  (unless otherwise noted)

**DIFFERENTIAL EQUALIZER INPUT SIGNAL (TOP) AND OUTPUT SIGNAL (BOTTOM) AT 4.25 GBPS USING A PRBS  $2^{31} - 1$  PATTERN**


**36 Inches x 7 mil Stripline**




**36 Inches x 7 mil Stripline**



**48 Inches x 7 mil Stripline**



**48 Inches x 7 mil Stripline**




G001

**Figure 3. Equalizer Input And Output Signals With Different Interconnect Lines at 4.25 GHz**

**TYPICAL CHARACTERISTICS (continued)**

Typical operating condition is at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and  $V_{IN} = 200\text{ mV}_{P-P}$  (unless otherwise noted)

**DIFFERENTIAL EQUALIZER INPUT SIGNAL (TOP) AND OUTPUT SIGNAL (BOTTOM) AT 2.125 GBPS USING A PRBS  $2^{31} - 1$  PATTERN**




G002

**Figure 4. Equalizer Input And Output Signals With Different Interconnect Lines at 2.125 GHz**


**TYPICAL CHARACTERISTICS (continued)**

Typical operating condition is at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and  $V_{IN} = 200\text{ mV}_{P-P}$  (unless otherwise noted)




G003

Figure 5.




G004

Figure 6.



G005

Figure 7.




G006

Figure 8.


**TYPICAL CHARACTERISTICS (continued)**

Typical operating condition is at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , and  $V_{IN} = 200\text{ mV}_{P-P}$  (unless otherwise noted)




G007

Figure 9.




G008

Figure 10.



G009

Figure 11.




G010

Figure 12.

APPLICATION INFORMATION


Figure 13 shows the TLK4201EA connected with an ac-coupled interface to the data signal source via a stripline interconnect line. The output load is ac-coupled as well.

The ac-coupling capacitors  $C_1$  through  $C_4$  in the input and output data signal lines are the only required external components. In addition, if a very low cutoff frequency is required, as an option, an external filter capacitor  $C_{OC}$  may be used.



S0072-03

Figure 13. Basic Application Circuit with AC-Coupled I/Os



G011

Figure 14. Attenuation Characteristics of Stripline Interconnect Lines

**PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| TLK4201EARGTR    | ACTIVE                | QFN          | RGT             | 16   | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TLK4201EARGTRG4  | ACTIVE                | QFN          | RGT             | 16   | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TLK4201EARGTT    | ACTIVE                | QFN          | RGT             | 16   | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR          |
| TLK4201EARGTTG4  | ACTIVE                | QFN          | RGT             | 16   | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR          |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Carrier tape design is defined largely by the component length, width, and thickness.

|  |
|--|
| $A_o$ = Dimension designed to accommodate the component width.     |
| $B_o$ = Dimension designed to accommodate the component length.    |
| $K_o$ = Dimension designed to accommodate the component thickness. |
| $W$ = Overall width of the carrier tape.                           |
| $P$ = Pitch between successive cavity centers.                     |




**TAPE AND REEL INFORMATION**

| Device        | Package | Pins | Site | Reel Diameter (mm) | Reel Width (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|---------|------|------|--------------------|-----------------|---------|---------|---------|---------|--------|---------------|
| TLK4201EARGTR | RGT     | 16   | CRS  | 330                | 0               | 3.3     | 3.3     | 1.1     | 8       | 12     | Q2            |
| TLK4201EARGTT | RGT     | 16   | CRS  | 330                | 0               | 3.3     | 3.3     | 1.1     | 8       | 12     | Q2            |




**TAPE AND REEL BOX INFORMATION**

| Device        | Package | Pins | Site | Length (mm) | Width (mm) | Height (mm) |
|---------------|---------|------|------|-------------|------------|-------------|
| TLK4201EARGTR | RGT     | 16   | CRS  | 418.0       | 350.0      | 62.0        |
| TLK4201EARGTT | RGT     | 16   | CRS  | 418.0       | 350.0      | 62.0        |



RGT (S-PQFP-N16)

PLASTIC QUAD FLATPACK



4203495/E 11/04


- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - $\triangle D$  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-220.

**THERMAL INFORMATION**

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGT (S-PQFP-N16)



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| <b>Products</b>       |  | <b>Applications</b> |  |
|-----------------------|--|---------------------|--|
| Amplifiers            | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             | Audio               | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                   |
| Data Converters       | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     | Automotive          | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>         |
| DSP                   | <a href="http://dsp.ti.com">dsp.ti.com</a>                         | Broadband           | <a href="http://www.ti.com/broadband">www.ti.com/broadband</a>           |
| Interface             | <a href="http://interface.ti.com">interface.ti.com</a>             | Digital Control     | <a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a> |
| Logic                 | <a href="http://logic.ti.com">logic.ti.com</a>                     | Military            | <a href="http://www.ti.com/military">www.ti.com/military</a>             |
| Power Mgmt            | <a href="http://power.ti.com">power.ti.com</a>                     | Optical Networking  | <a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a> |
| Microcontrollers      | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> | Security            | <a href="http://www.ti.com/security">www.ti.com/security</a>             |
| Low Power<br>Wireless | <a href="http://www.ti.com/lpw">www.ti.com/lpw</a>                 | Telephony           | <a href="http://www.ti.com/telephony">www.ti.com/telephony</a>           |
|                       |  | Video & Imaging     | <a href="http://www.ti.com/video">www.ti.com/video</a>                   |
|                       |  | Wireless            | <a href="http://www.ti.com/wireless">www.ti.com/wireless</a>             |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2007, Texas Instruments Incorporated