- **Fully Integrated V_{CC} and V_{pp} Switching for Dual-Slot PC Card™ Interface**
- **P²C™ 3-Lead Serial Interface Compatible With CardBus™ Controllers**
- **3.3 V Low-Voltage Mode**
- **Meets PC Card Standards**
- **RESET for System Initialization of PC Cards**
- **12-V Supply Can Be Disabled Except During 12-V Flash Programming**
- **Short Circuit and Thermal Protection**
- **30-Pin SSOP (DB) and 32-Pin TSSOP (DAP)**
- **Compatible With 3.3-V, 5-V and 12-V PC Cards**
- **Low $r_{DS(on)}$ (140-mΩ 5-V V_{CC} Switch; 110-mΩ 3.3-V V_{CC} Switch)**
- **Break-Before-Make Switching**

DB OR DF PACKAGE
(TOP VIEW)



DAP PACKAGE
(TOP VIEW)



NC − No internal connection

description

The TPS2206 PC Card power-interface switch provides an integrated power-management solution for two PC Cards. All of the discrete power MOSFETs, a logic section, current limiting, and thermal protection for PC Card control are combined on a single integrated circuit (IC), using the Texas Instruments LinBiCMOS™ process. The circuit allows the distribution of 3.3-V, 5-V, and/or 12-V card power by means of the P²C (PCMCIA Peripheral-Control) Texas Instruments nonproprietary serial interface. The current-limiting feature eliminates the need for fuses, which reduces component count and improves reliability.

The TPS2206 is backward compatible with the TPS2202 and TPS2202A, except that there is no V_{DD} connection. Bias current is derived from either the 3.3-V input pin or the 5-V input pin. The TPS2206 also eliminates the APWR_GOOD and BPWR_GOOD pins of the TPS2202 and TPS2202A.

The TPS2206 features a 3.3-V low-voltage mode that allows for 3.3-V switching without the need for 5 V. This facilitates low-power system designs such as sleep mode and pager mode where only 3.3 V is available.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS and P²C are trademarks of Texas Instruments.
PC Card and CardBus are trademarks of PCMCIA (Personal Computer Memory Card International Association).

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2001, Texas Instruments Incorporated

description (continued)

The TPS2206 incorporates a reset function, selectable by one of two inputs, to help alleviate system errors. The reset function enables PC Card initialization concurrent with host platform initialization, allowing a system reset. Reset is accomplished by grounding the V_{CC} and V_{pp} (flash-memory programming voltage) outputs, which discharges residual card voltage.

End equipment for the TPS2206 includes notebook computers, desktop computers, personal digital assistants (PDAs), digital cameras and bar-code scanners.

AVAILABLE OPTIONS

T_A	PACKAGED DEVICES			CHIP FORM (Y)
	PLASTIC SMALL OUTLINE (DB)	PLASTIC SMALL OUTLINE (DF)	TSSOP (DAP)	
−40°C to 85°C	TPS2206IDB	TPS2206IDFR	TPS2206IDAPR	TPS2206Y

The DB package is available taped and reeled (add an R suffix to the device type, e.g., TPS2206IDBR). The DF and DAP packages are only available taped and reeled, indicated by the R suffix.

typical PC card power-distribution application



TPS2206Y chip information

This chip, when properly assembled, displays characteristics similar to those of the TPS2206. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.

BONDING PAD ASSIGNMENTS





CHIP THICKNESS: 15 TYPICAL

BONDING PADS: 4 × 4 MINIMUM

T_J max = 150°C

TOLERANCES ARE ±10%.

ALL DIMENSIONS ARE IN MILS.

Terminal Functions

TERMINAL			I/O	DESCRIPTION
NAME	NO.			
	DB, DF	DAP		
3.3V	15, 16, 17	16, 17, 18	I	3.3-V V_{CC} input for card power
5V	1, 2, 30	1, 2, 32	I	5-V V_{CC} input for card power and/or chip power
12V	7, 24	8, 25	I	12-V V_{pp} input for card power
AVCC	9, 10, 11	10, 11, 12	O	Switched output that delivers 0 V, 3.3 V, 5 V, or high impedance to card
AVPP	8	9	O	Switched output that delivers 0 V, 3.3 V, 5 V, 12 V, or high impedance to card
BVCC	20, 21, 22	21, 22, 23	O	Switched output that delivers 0 V, 3.3 V, 5 V, or high impedance
BVPP	23	24	O	Switched output that delivers 0 V, 3.3 V, 5 V, 12 V, or high impedance
CLOCK	4	5	I	Logic-level clock for serial data word
DATA	3	4	I	Logic-level serial data word
GND	12	13		Ground
LATCH	5	6	I	Logic-level latch for serial data word
NC	13, 19, 25, 26, 27, 28, 29	3, 19, 26, 27, 28, 29, 30, 31		No internal connection
$\overline{OC}$	18	20	O	Logic-level overcurrent. $\overline{OC}$ reports output that goes low when an overcurrent condition exists
RESET	6	7	I	Logic-level RESET input active high. Do not connect if terminal 14 is used.
$\overline{RESET}$	14	14	I	Logic-level $\overline{RESET}$ input active low. Do not connect if terminal 6 is used.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Input voltage range for card power: $V_{I(5V)}$ . . . . . −0.3 V to 7 V
$V_{I(3.3V)}$ . . . . . −0.3 V to 7 V
$V_{I(12V)}$ . . . . . −0.3 V to 14 V
Logic input voltage . . . . . −0.3 V to 7 V
Continuous total power dissipation . . . . . See Dissipation Rating Table
Output current (each card): $I_{O(xVCC)}$ . . . . . internally limited
$I_{O(xVPP)}$ . . . . . internally limited
Operating virtual junction temperature range, T_J . . . . . −40°C to 150°C
Operating free-air temperature range, T_A . . . . . −40°C to 85°C
Storage temperature range, T_{stg} . . . . . −55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . 260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE		$T_A \le 25°C$ POWER RATING	DERATING FACTOR‡ ABOVE $T_A = 25°C$	$T_A = 70°C$ POWER RATING	$T_A = 85°C$ POWER RATING
DB		1024 mW	8.2 mW/°C	655 mW	532 mW
DF		1158 mW	9.26 mW/°C	741 mW	602 mW
DAP	No backplane	1625 mW	13 mW/°C	1040 mW	845 mW
	Backplane§	6044 mW	48.36 mW/°C	3869 mW	3143 mW

‡ These devices are mounted on an FR4 board with no special thermal considerations.
§ 2-oz backplane with 2-oz traces; 5.2-mm × 11-mm thermal pad with 6-mil solder; 0.18-mm diameter vias in a 3×6 array.

recommended operating conditions

		MIN	MAX	UNIT
Input voltage range, V_I	$V_{I(5V)}$	0	5.25	V
	$V_{I(3.3V)}$	0	5.25	V
	$V_{I(12V)}$	0	13.5	V
Output current	$I_{O(xVCC)}$ at 25°C		1	A
	$I_{O(xVPP)}$ at 25°C		150	mA
Clock frequency		0	2.5	MHz
Operating virtual junction temperature, T_J		−40	125	°C

electrical characteristics, T_A = 25°C, $V_{I(5V)}$ = 5 V (unless otherwise noted)

dc characteristics

PARAMETER			TEST CONDITIONS	TPS2206 MIN	TPS2206 TYP	TPS2206 MAX	UNIT
Switch resistances†		5 V to xVCC			103	140	mΩ
		3.3 V to xVCC	$V_{I(5V)}$ = 5 V, $V_{I(3.3\ V)}$ = 3.3 V		69	110	mΩ
		3.3 V to xVCC	$V_{I(5V)}$ = 0, $V_{I(3.3V)}$ = 3.3 V		96	180	mΩ
		5 V to xVPP				6	Ω
		3.3 V to xVPP				6	Ω
		12 V to xVPP				1	Ω
$V_{O(xVPP)}$	Clamp low voltage		I_{pp} at 10 mA			0.8	V
$V_{O(xVCC)}$	Clamp low voltage		I_{CC} at 10 mA			0.8	V
I_{lkg}	Leakage current	I_{pp} high-impedance state	T_A = 25°C		1	10	µA
			T_A = 85°C			50	µA
		I_{CC} high-impedance state	T_A = 25°C		1	10	µA
			T_A = 85°C			50	µA
I_I	Input current	$V_{I(5V)}$ = 5 V	$V_{O(AVCC)}$ = $V_{O(BVCC)}$ = 5 V, $V_{O(AVPP)}$ = $V_{O(BVPP)}$ = 12 V		117	150	µA
		$V_{I(5V)}$ = 0, $V_{I(3.3V)}$ = 3.3 V	$V_{O(AVCC)}$ = $V_{O(BVCC)}$ = 3.3 V, $V_{O(AVPP)}$ = $V_{O(BVPP)}$ = 0		131	150	µA
		Shutdown mode	$V_{O(BVCC)}$ = $V_{O(AVCC)}$ = $V_{O(AVPP)}$ = $V_{O(BVPP)}$ = Hi-Z			1	µA
I_{OS}	Short-circuit output-current limit	$I_{O(xVCC)}$	T_J = 85°C, Output powered up into a short to GND	1		2.2	A
		$I_{O(xVPP)}$		120		400	mA

† Pulse-testing techniques are used to maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

logic section

PARAMETER	TEST CONDITIONS	TPS2206 MIN	TPS2206 MAX	UNIT
Logic input current			1	µA
Logic input high level		2		V
Logic input low level			0.8	V
Logic output high level	$V_{I(5V)}$= 5 V, I_O = 1mA	$V_{I(5V)}$−0.4		V
	$V_{I(5V)}$= 0, $V_{I(3.3V)}$ = 3.3 V, I_O = 1mA,	$V_{I(3.3V)}$−0.4		V
Logic output low level	I_O = 1mA		0.4	V

switching characteristics†‡

PARAMETER		TEST CONDITIONS		TPS2206			UNIT
				MIN	TYP	MAX	
t_r	Output rise time	$V_{O(xVCC)}$			1.2		ms
		$V_{O(xVPP)}$			5		
t_f	Output fall time	$V_{O(xVCC)}$			10		
		$V_{O(xVPP)}$			14		
t_{pd}	Propagation delay (see Figure 1)	LATCH↑ to $V_{O(xVPP)}$	t_{on}		4.4		ms
			t_{off}		18		ms
		LATCH↑ to $V_{O(xVCC)}$ (3.3 V), $V_{I(5V)}$ = 5 V	t_{on}		6.5		ms
			t_{off}		20		ms
		LATCH↑ to $V_{O(xVCC)}$ (5 V)	t_{on}		5.7		ms
			t_{off}		25		ms
		LATCH↑ to $V_{O(xVCC)}$ (3.3 V), $V_{I(5V)}$ = 0	t_{on}		6.6		ms
			t_{off}		21		ms

† Refer to Parameter Measurement Information
‡ Switching Characteristics are with C_L = 150 µF.

electrical characteristics, T_A = 25°C, $V_{I(5V)}$ = 5 V (unless otherwise noted)

dc characteristics

PARAMETER			TEST CONDITIONS	TPS2206Y			UNIT
				MIN	TYP	MAX	
	Switch resistances§	5 V to xVCC			103		mΩ
		3.3 V to xVCC	$V_{I(5V)}$ = 5 V, $V_{I(3.3\ V)}$ = 3.3 V		69		
		3.3 V to xVCC	$V_{I(5V)}$ = 0, $V_{I(3.3V)}$ = 3.3 V		96		
		5 V to xVPP			4.74		Ω
		3.3 V to xVPP			4.74		
		12 V to xVPP			0.724		
$V_{O(xVPP)}$	Clamp low voltage		I_{pp} at 10 mA		0.275		V
$V_{O(xVCC)}$	Clamp low voltage		I_{CC} at 10 mA		0.275		V
I_{lkg}	Leakage current	I_{pp} High-impedance state	T_A = 25°C		1		µA
		I_{CC} High-impedance state	T_A = 25°C		1		
I_I	Input current	$V_{I(5V)}$ = 5 V	$V_{O(AVCC)}$ = $V_{O(BVCC)}$ = 5 V, $V_{O(AVPP)}$ = $V_{O(BVPP)}$ = 12 V		117		µA
		$V_{I(5V)}$ = 0, $V_{I(3.3V)}$ = 3.3 V	$V_{O(AVCC)}$ = $V_{O(BVCC)}$ = 3.3 V, $V_{O(AVPP)}$ = $V_{O(BVPP)}$ = 0		131		

§ Pulse-testing techniques are used to maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

switching characteristics†‡

PARAMETER		TEST CONDITIONS		TPS2206Y MIN	TPS2206Y TYP	TPS2206Y MAX	UNIT
t_r	Output rise time	$V_{O(xVCC)}$			1.2		ms
		$V_{O(xVPP)}$			5		
t_f	Output fall time	$V_{O(xVCC)}$			10		
		$V_{O(xVPP)}$			14		
t_{pd}	Propagation delay (see Figure 1)	LATCH↑ to $V_{O(xVPP)}$	t_{on}		4.4		ms
			t_{off}		18		ms
		LATCH↑ to $V_{O(xVCC)}$ (3.3 V), $V_{I(5V)}$ = 5 V	t_{on}		6.5		ms
			t_{off}		20		ms
		LATCH↑ to $V_{O(xVCC)}$ (5 V)	t_{on}		5.7		ms
			t_{off}		25		ms
		LATCH↑ to $V_{O(xVCC)}$ (3.3 V), $V_{I(5V)}$ = 0	t_{on}		6.6		ms
			t_{off}		21		ms

† Refer to Parameter Measurement Information
‡ Switching Characteristics are with C_L = 150 µF.

PARAMETER MEASUREMENT INFORMATION



Figure 1. Test Circuits and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION

Table of Timing Diagrams

	FIGURE
Serial-Interface Timing	2
xVCC Propagation Delay and Rise Time With 1-µF Load, 3.3-V Switch, $V_{I(5V)}$ = 5 V	3
xVCC Propagation Delay and Fall Time With 1-µF Load, 3.3-V Switch, $V_{I(5V)}$ = 5 V	4
xVCC Propagation Delay and Rise Time With 150-µF Load, 3.3-V Switch, $V_{I(5V)}$ = 5 V	5
xVCC Propagation Delay and Fall Time With 150-µF Load, 3.3-V Switch, $V_{I(5V)}$ = 5 V	6
xVCC Propagation Delay and Rise Time With 1-µF Load, 3.3-V Switch, $V_{I(5V)}$ = 0	7
xVCC Propagation Delay and Fall Time With 1-µF Load, 3.3-V Switch, $V_{I(5V)}$ = 0	8
xVCC Propagation Delay and Rise Time With 150-µF Load, 3.3-V Switch, $V_{I(5V)}$ = 0	9
xVCC Propagation Delay and Fall Time With 150-µF Load, 3.3-V Switch, $V_{I(5V)}$ = 0	10
xVCC Propagation Delay and Rise Time With 1-µF Load, 5-V Switch	11
xVCC Propagation Delay and Fall Time With 1-µF Load, 5-V Switch	12
xVCC Propagation Delay and Rise Time With 150-µF Load, 5-V Switch	13
xVCC Propagation Delay and Fall Time With 150-µF Load, 5-V Switch	14
xVPP Propagation Delay and Rise Time With 1-µF Load, 12-V Switch	15
xVPP Propagation Delay and Fall Time With 1-µF Load, 12-V Switch	16
xVPP Propagation Delay and Rise Time With 150-µF Load, 12-V Switch	17
xVPP Propagation Delay and Fall Time With 150-µF Load, 12-V Switch	18



NOTE A: Data is clocked in on the positive leading edge of the clock. The latch should occur before the next positive leading edge of the clock. For definition of D0 to D8, see the control logic table.

Figure 2. Serial-Interface Timing

PARAMETER MEASUREMENT INFORMATION



Figure 3. xVCC Propagation Delay and Rise Time With 1-μF Load, 3.3-V Switch, ($V_{I(5V)}$ = 5 V)



Figure 4. xVCC Propagation Delay and Fall Time With 1-μF Load, 3.3-V Switch, ($V_{I(5V)}$ = 5 V)



Figure 5. xVCC Propagation Delay and Rise Time With 150-μF Load, 3.3-V Switch, $V_{I(5V)}$ = 5 V



Figure 6. xVCC Propagation Delay and Fall Time With 150-μF Load, 3.3-V Switch, $V_{I(5V)}$ = 5 V

PARAMETER MEASUREMENT INFORMATION



Figure 7. xVCC Propagation Delay and Rise Time With 1-μF Load, 3.3-V Switch, $V_{I(5V)}$ = 0



Figure 8. xVCC Propagation Delay and Fall Time With 1-μF Load, 3.3-V Switch, $V_{I(5V)}$ = 0



Figure 9. xVCC Propagation Delay and Rise Time With 150-μF Load, 3.3-V Switch, $V_{I(5V)}$ = 0



Figure 10. xVCC Propagation Delay and Fall Time With 150-μF Load, 3.3-V Switch, $V_{I(5V)}$ = 0

PARAMETER MEASUREMENT INFORMATION



Figure 11. xVCC Propagation Delay and Rise Time With 1-μF Load, 5-V Switch



Figure 12. xVCC Propagation Delay and Fall Time With 1-μF Load, 5-V Switch



Figure 13. xVCC Propagation Delay and Rise Time With 150-μF Load, 5-V Switch



Figure 14. xVCC Propagation Delay and Fall Time With 150-μF Load, 5-V Switch

PARAMETER MEASUREMENT INFORMATION



Figure 15. xVPP Propagation Delay and Rise Time With 1-μF Load, 12-V Switch



Figure 16. xVPP Propagation Delay and Fall Time With 1-μF Load, 12-V Switch



Figure 17. xVPP Propagation Delay and Rise Time With 150-μF Load, 12-V Switch



Figure 18. xVPP Propagation Delay and Fall Time With 150-μF Load, 12-V Switch

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
I_{DD}	Supply current, $V_{I(5V)}$ = 5 V	vs Junction temperature	19
I_{DD}	Supply current, $V_{I(5V)}$ = 0	vs Junction temperature	20
$r_{DS(on)}$	Static drain-source on-state resistance, 3.3-V switch, $V_{I(5V)}$ = 5 V	vs Junction temperature	21
$r_{DS(on)}$	Static drain-source on-state resistance, 3.3-V switch, $V_{I(5V)}$ = 0	vs Junction temperature	22
$r_{DS(on)}$	Static drain-source on-state resistance, 5-V switch	vs Junction temperature	23
$r_{DS(on)}$	Static drain-source on-state resistance, 12-V switch	vs Junction temperature	24
$V_{O(xVCC)}$	Output voltage, 5-V switch	vs Output current	25
$V_{O(xVCC)}$	Output voltage, 3.3-V switch, $V_{I(5V)}$ = 5 V	vs Output current	26
$V_{O(xVCC)}$	Output voltage, 3.3-V switch, $V_{I(5V)}$ = 0	vs Output current	27
$V_{O(xVPP)}$	Output voltage, 12-V switch	vs Output current	28
$I_{OS(xVCC)}$	Short-circuit current, 5-V switch	vs Junction temperature	29
$I_{OS(xVCC)}$	Short-circuit current, 3.3-V switch	vs Junction temperature	30
$I_{OS(xVPP)}$	Short-circuit current, 12-V switch	vs Junction temperature	31



Figure 19



Figure 20

TYPICAL CHARACTERISTICS

3.3-V SWITCH
STATIC DRAIN-SOURCE ON-STATE RESISTANCE
vs
JUNCTION TEMPERATURE



Figure 21

3.3-V SWITCH
STATIC DRAIN-SOURCE ON-STATE RESISTANCE
vs
JUNCTION TEMPERATURE



Figure 22

5-V SWITCH
STATIC DRAIN-SOURCE ON-STATE RESISTANCE
vs
JUNCTION TEMPERATURE



Figure 23

12-V SWITCH
STATIC DRAIN-SOURCE ON-STATE RESISTANCE
vs
JUNCTION TEMPERATURE



Figure 24

TYPICAL CHARACTERISTICS

5-V SWITCH
OUTPUT VOLTAGE
vs
OUTPUT CURRENT



Figure 25

3.3-V SWITCH
OUTPUT VOLTAGE
vs
OUTPUT CURRENT



Figure 26

3.3-V SWITCH
OUTPUT VOLTAGE
vs
OUTPUT CURRENT



Figure 27

12-V SWITCH
OUTPUT VOLTAGE
vs
OUTPUT CURRENT



Figure 28

TYPICAL CHARACTERISTICS

5-V SWITCH
SHORT-CIRCUIT CURRENT
vs
JUNCTION TEMPERATURE



Figure 29

3.3-V SWITCH
SHORT-CIRCUIT CURRENT
vs
JUNCTION TEMPERATURE



Figure 30

12-V SWITCH
SHORT-CIRCUIT CURRENT
vs
JUNCTION TEMPERATURE



Figure 31

APPLICATION INFORMATION

overview

PC Cards were initially introduced as a means to add EEPROM (flash memory) to portable computers with limited on-board memory. The idea of add-in cards quickly took hold; modems, wireless LANs, Global Positioning Satellite System (GPS), multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. To this end, the PCMCIA was established, comprised of members from leading computer, software, PC Card, and semiconductor manufacturers. One key goal was to realize the *plug-and-play* concept. Cards and hosts from different vendors should be compatible—able to communicate with one another transparently.

PC Card power specification

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the 68 terminals of the PC Card connector. This power interface consists of two V_{CC}, two V_{pp}, and four ground terminals. Multiple V_{CC} and ground terminals minimize connector-terminal and line resistance. The two V_{pp} terminals were originally specified as separate signals but are commonly tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the V_{CC} terminals; flash-memory programming and erase voltage is supplied through the V_{pp} terminals.

designing for voltage regulation

The current PCMCIA specification for output-voltage regulation ($V_{O(reg)}$) of the 5-V output is 5% (250 mV). In a typical PC power-system design, the power supply has an output-voltage regulation ($V_{PS(reg)}$) of 2% (100 mV). Also, a voltage drop from the power supply to the PC Card will result from resistive losses (V_{PCB}) in the PCB traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than 1% (50 mV) of the output voltage. Therefore, the allowable voltage drop (V_{DS}) for the TPS2206 would be the PCMCIA voltage regulation less the power supply regulation and less the PCB and connector resistive drops:

$$V_{DS} = V_{O(reg)} - V_{PS(reg)} - V_{PCB} \quad (1)$$

Typically, this would leave 100 mV for the allowable voltage drop across the TPS2206. The voltage drop is the output current multiplied by the switch resistance of the TPS2206. Therefore, the maximum output current that can be delivered to the PC Card in regulation is the allowable voltage drop across the TPS2206 divided by the output switch resistance.

$$I_O max = \frac{V_{DS}}{r_{DS(on)}} \quad (2)$$

The xVCC outputs have been designed to deliver 700 mA at 5 V within regulation over the operating temperature range. Current proposals for the PCMCIA specifications are to limit the power dissipated in the PCMCIA slot to 3 W. With an input voltage of 5 V, 700 mA continuous is the maximum current that can be delivered to the PC Card. The TPS2206 is capable of delivering up to 1 A continuously, but during worst-case conditions the output may not be within regulation. This is generally acceptable because the majority of PC Cards require less than 700 mA continuous. Some cards require higher peak currents (disk drives during initial platter spin-up), but it is generally acceptable for small voltage sags to occur during these peak currents.

The xVCC outputs have been designed to deliver 1 A continuously at 3.3 V within regulation over the operating temperature range. The PCMCIA specification for output voltage regulation of the 3.3-V output is 300 mV. Using the voltage drop percentages (2%) for power supply regulation and PCB resistive loss (1%), the allowable voltage drop for the 3.3 V switch is 200 mV.

The xVPP outputs have been designed to deliver 150 mA continuously at 12 V.

APPLICATION INFORMATION

overcurrent and overtemperature protection

PC Cards are inherently subject to damage that can result from mishandling. Host systems require protection against short-circuited cards that could lead to power supply or PCB-trace damage. Even systems robust enough to withstand a short circuit would still undergo rapid battery discharge into the damaged PC Card, resulting in the rather sudden and unacceptable loss of system power. Most hosts include fuses for protection. However, the reliability of fused systems is poor, as blown fuses require troubleshooting and repair, usually by the manufacturer.

The TPS2206 takes a two-pronged approach to overcurrent protection. First, instead of fuses, sense FETs monitor each of the power outputs. Excessive current generates an error signal that linearly limits the output current, preventing host damage or failure. Sense FETs, unlike sense resistors or polyfuses, have an added advantage in that they do not add to the series resistance of the switch and thus produce no additional voltage losses. Second, when an overcurrent condition is detected, the TPS2206 asserts a signal at $\overline{OC}$ that can be monitored by the microprocessor to initiate diagnostics and/or send the user a warning message. In the event that an overcurrent condition persists, causing the IC to exceed its maximum junction temperature, thermal-protection circuitry activates, shutting down all power outputs until the device cools to within a safe operating region.

12-V supply not required

Most PC Card switches use the externally supplied 12-V V_{pp} power for switch-gate drive and other chip functions, which requires that power be present at all times. The TPS2206 offers considerable power savings by using an internal charge pump to generate the required higher voltages from the 5-V or 3.3-V input; therefore, the external 12-V supply can be disabled except when needed for flash-memory functions, thereby extending battery lifetime. Do not ground the 12-V input if the 12-V input is not used. Additional power savings are realized by the TPS2206 during a software shutdown in which quiescent current drops to a maximum of 1 μA.

backward compatibility and 3.3-V low-voltage mode

The TPS2206 is backward compatible with the TPS2202 AND TPS2202A products, with the following considerations. Pin 25 (V_{DD} on TPS2202/TPS2202A) is a no connect because bias current is derived from either the 3.3-V input pin or the 5-V input pin. Also, the TPS2206 does not have the APWR_GOOD or BPWR_GOOD VPP reporting outputs. These are left as no connects.

The TPS2206 operates in 3.3-V low-voltage mode when 3.3 volts is the only available input voltage ($V_{I(5V)}$=0). This allows host and PC Cards to be operated in low-power 3.3-V-only modes such as sleep modes or pager modes. Note that in this operation mode, the TPS2206 derives its bias current from the 3.3-V input pin and only 3.3 V can be delivered to the PC Card. The 3.3-V switch resistance increases, but the added switch resistance should not be critical, because only a small amount of current is delivered in this mode. If 6% (198 mV) is allowed for the 3.3-V switch voltage drop, a 500-mΩ switch could deliver over 350 mA to the PC Card.

voltage transitioning requirement

PC Cards, like portables, are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2206 is designed to meet all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed 3.3-V/5-V systems by first powering the card with 5 V, then polling it to determine its 3.3-V compatibility. The PCMCIA specification requires that the capacitors on 3.3-V-compatible cards be discharged to below 0.8 V before applying 3.3-V power. This ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge and functions as a power reset. The TPS2206 offers a selectable V_{CC} and V_{pp} ground state, in accordance with PCMCIA 3.3-V/5-V switching specifications, to fully discharge the card capacitors while switching between V_{CC} voltages.

APPLICATION INFORMATION

output ground switches

Several PCMCIA power-distribution switches on the market do not have an active-grounding FET switch. These devices do not meet the PC Card specification requiring a discharge of V_{CC} within 100 ms. PC Card resistance can not be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes. A method commonly shown to alleviate this problem is to add to the switch output an external 100-kΩ resistor in parallel with the PC Card. Considering that this is the only discharge path to ground, a timing analysis shows that the RC time constant delays the required discharge time to more than 2 seconds. The only way to ensure timing compatibility with PC Card standards is to use a power-distribution switch that has an internal ground switch, like that of the TPS22xx family, or add an external ground FET to each of the output lines with the control logic necessary to select it.

In summary, the TPS2206 is a complete single-chip dual-slot PC Card power interface. It meets all currently defined PCMCIA specifications for power delivery in 5-V, 3.3-V, and mixed systems, and offers a serial control interface. The TPS2206 offers functionality, power savings, overcurrent and thermal protection, and fault reporting in one 30-pin SSOP surface-mount package for maximum value added to new portable designs.

power-supply considerations

The TPS2206 has multiple pins for each of its 3.3-V, 5-V, and 12-V power inputs and for the switched V_{CC} outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is significantly higher than that specified, resulting in increased voltage drops and lost power. Both 12-V inputs must be connected for proper V_{pp} switching; it is recommended that all input and output power pins be paralleled for optimum operation.

Although the TPS2206 is fairly immune to power input fluctuations and noise, it is generally considered good design practice to bypass power supplies typically with a 1-µF electrolytic or tantalum capacitor paralleled by a 0.047-µF to 0.1-µF ceramic capacitor. It is strongly recommended that the switched V_{CC} and V_{pp} outputs be bypassed with a 0.1-µF or larger capacitor; doing so improves the immunity of the TPS2206 to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the TPS2206 and the load. High switching currents can produce large negative-voltage transients, which forward biases substrate diodes, resulting in unpredictable performance. Similary, no pin should be taken below −0.3 V.

RESET or $\overline{\text{RESET}}$ inputs

To ensure that cards are in a known state after power brownouts or system initialization, the PC Cards should be reset at the same time as the host by applying a low impedance to the V_{CC} and V_{pp} terminals. A low-impedance output state allows discharging of residual voltage remaining on PC Card filter capacitance, permitting the system (host and PC Cards) to be powered up concurrently. The RESET or $\overline{\text{RESET}}$ input closes internal switches S1, S4, S7, and S10 with all other switches left open (see TPS2206 control-logic table). The TPS2206 remains in the low-impedance output state until the signal is deasserted and further data is clocked in and latched. RESET or $\overline{\text{RESET}}$ is provided for direct compatibility with systems that use either an active-low or active-high reset voltage supervisor. The unused pin is internally pulled up or down and should be left unconnected.

APPLICATION INFORMATION

overcurrent and thermal protection

The TPS2206 uses sense FETs to check for overcurrent conditions in each of the V_{CC} and V_{pp} outputs. Unlike sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore, voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. When an overcurrent condition is detected, only the power output affected is limited; all other power outputs continue to function normally. The $\overline{OC}$ indicator, normally a logic high, is a logic low when any overcurrent condition is detected, providing for initiation of system diagnostics and/or sending a warning message to the user.

During power up, the TPS2206 controls the rise time of the V_{CC} and V_{pp} outputs and limits the current into a faulty card or connector. If a short circuit is applied after power is established (e.g., hot insertion of a bad card), current is initially limited only by the impedance between the short and the power supply. In extreme cases, as much as 10 A to 15 A may flow into the short before the current limiting of the TPS2206 engages. If the V_{CC} or V_{pp} outputs are driven below ground, the TPS2206 may latch nondestructively in an off state. Cycling power will reestablish normal operation.

Overcurrent limiting for the V_{CC} outputs is designed to activate, if powered up, into a short in the range of 1 A to 2.2 A, typically at about 1.6 A. The V_{pp} outputs limit from 120 mA to 400 mA, typically around 280 mA. The protection circuitry acts by linearly limiting the current passing through the switch rather than initiating a full shutdown of the supply. Shutdown occurs only during thermal limiting.

Thermal limiting prevents destruction of the IC from overheating if the package power-dissipation ratings are exceeded. Thermal limiting disables all power outputs (both A and B slots) until the device has cooled.

calculating junction temperature

The switch resistance, $r_{DS(on)}$, is dependent on the junction temperature, T_J, of the die. The junction temperature is dependent on both $r_{DS(on)}$ and the current through the switch. To calculate T_J, first find $r_{DS(on)}$ from Figures 21, 22, 23, and 24 using an initial temperature estimate about 50°C above ambient. Then calculate the power dissipation for each switch, using the formula:

$$P_D = r_{DS(on)} \times I^2 \quad (3)$$

Next, sum the power dissipation and calculate the junction temperature:

$$T_J = \left(\Sigma P_D \times R_{\theta JA}\right) + T_A,\ R_{\theta JA} = 108\ ^\circ C/W \quad (4)$$

Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.

logic input and outputs

The serial interface consists of DATA, CLOCK, and LATCH leads. The data is clocked in on the positive leading edge of the clock (see Figure 2). The 9-bit (D0 through D8) serial data word is loaded during the positive edge of the latch signal. The latch signal should occur before the next positive leading edge of the clock.

The shutdown bit of the data word places all V_{CC} and V_{pp} outputs in a high-impedance state and reduces chip quiescent current to 1 μA to conserve battery power.

The TPS2206 serial interface is designed to be compatible with serial-interface PCMCIA controllers and current PCMCIA and Japan Electronic Industry Development Association (JEIDA) standards.

An overcurrent output ($\overline{OC}$) is provided to indicate an overcurrent condition in any of the V_{CC} or V_{pp} outputs as previously discussed.

APPLICATION INFORMATION



NOTE A: MOSFET switches S9 and S12 have a back-gate diode from the source to the drain. Unused switch inputs should never be grounded.

Figure 32. Internal Switching Matrix

APPLICATION INFORMATION

TPS2206 control logic

AVPP

CONTROL SIGNALS			INTERNAL SWITCH SETTINGS			OUTPUT
D8 $\overline{\text{SHDN}}$	D0 A_VPP_PGM	D1 A_VPP_VCC	S7	S8	S9	VAVPP
1	0	0	CLOSED	OPEN	OPEN	0 V
1	0	1	OPEN	CLOSED	OPEN	VCC†
1	1	0	OPEN	OPEN	CLOSED	VPP(12 V)
1	1	1	OPEN	OPEN	OPEN	Hi-Z
0	X	X	OPEN	OPEN	OPEN	Hi-Z

BVPP

CONTROL SIGNALS			INTERNAL SWITCH SETTINGS			OUTPUT
D8 $\overline{\text{SHDN}}$	D4 B_VPP_PGM	D5 B_VPP_VCC	S10	S11	S12	VBVPP
1	0	0	CLOSED	OPEN	OPEN	0 V
1	0	1	OPEN	CLOSED	OPEN	VCC‡
1	1	0	OPEN	OPEN	CLOSED	VPP(12 V)
1	1	1	OPEN	OPEN	OPEN	Hi-Z
0	X	X	OPEN	OPEN	OPEN	Hi-Z

AVCC

CONTROL SIGNALS			INTERNAL SWITCH SETTINGS			OUTPUT
D8 $\overline{\text{SHDN}}$	D3 $\overline{\text{A_VCC3}}$	D2 $\overline{\text{A_VCC5}}$	S1	S2	S3	VAVCC
1	0	0	CLOSED	OPEN	OPEN	0 V
1	0	1	OPEN	CLOSED	OPEN	3.3 V
1	1	0	OPEN	OPEN	CLOSED	5 V
1	1	1	CLOSED	OPEN	OPEN	0 V
0	X	X	OPEN	OPEN	OPEN	Hi-Z

BVCC

CONTROL SIGNALS			INTERNAL SWITCH SETTINGS			OUTPUT
D8 $\overline{\text{SHDN}}$	D6 $\overline{\text{B_VCC3}}$	D7 $\overline{\text{B_VCC5}}$	S4	S5	S6	VBVCC
1	0	0	CLOSED	OPEN	OPEN	0 V
1	0	1	OPEN	CLOSED	OPEN	3.3 V
1	1	0	OPEN	OPEN	CLOSED	5 V
1	1	1	CLOSED	OPEN	OPEN	0 V
0	X	X	OPEN	OPEN	OPEN	Hi-Z

† Output depends on AVCC
‡ Output depends on BVCC

ESD protection

All TPS2206 inputs and outputs incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model discharge as defined in MIL-STD-883C, Method 3015. The V_{CC} and V_{pp} outputs can be exposed to potentially higher discharges from the external environment through the PC Card connector. Bypassing the outputs with 0.1-µF capacitors protects the devices from discharges up to 10 kV.

APPLICATION INFORMATION



Figure 33. Detailed Interconnections and Capacitor Recommendations

APPLICATION INFORMATION

12-V flash memory supply

The TPS6734 is a fixed 12-V output boost converter capable of delivering 120 mA from inputs as low as 2.7 V. The device is pin-for-pin compatible with the MAX734 regulator and offers the following advantages: lower supply current, wider operating input-voltage range, and higher output currents. As shown in Figure 1, the only external components required are: an inductor, a Schottky rectifier, an output filter capacitor, an input filter capacitor, and a small capacitor for loop compensation. The entire converter occupies less than 0.7 in^2 of PCB space when implemented with surface-mount components. An enable input is provided to shut the converter down and reduce the supply current to 3 μA when 12 V is not needed.

The TPS6734 is a 170-kHz current-mode PWM (pulse-width modulation) controller with an n-channel MOSFET power switch. Gate drive for the switch is derived from the 12-V output after start-up to minimize the die area needed to realize the 0.7-Ω MOSFET and improve efficiency at input voltages below 5 V. Soft start is accomplished with the addition of one small capacitor. A 1.22-V reference (pin 2) is brought out for external use. For additional information, see the TPS6734 data sheet (SLVS127).



NOTE A: The enable terminal can be tied to a generall purpose I/O terminal on the PCMCIA controller or tied high.

Figure 34. TPS2206 with TPS6734 12-V, 120-mA Supply

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS2206IDB	Active	Production	SSOP (DB) | 30	50 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2206I
TPS2206IDB.A	Active	Production	SSOP (DB) | 30	50 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2206I
TPS2206IDBR	Active	Production	SSOP (DB) | 30	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2206I
TPS2206IDBR.A	Active	Production	SSOP (DB) | 30	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2206I

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2206IDBR	SSOP	DB	30	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2206IDBR	SSOP	DB	30	2000	353.0	353.0	32.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS2206IDB	DB	SSOP	30	50	530	10.5	4000	4.1
TPS2206IDB.A	DB	SSOP	30	50	530	10.5	4000	4.1

PACKAGE OUTLINE

DB0030A

TSSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220773/A 09/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025