

DATA SHEET

SURFACE-MOUNT CERAMIC MULTILAYER CAPACITORS

C-Array: Class 1, Y5V
25 V

size 0612 (4 × 0603)



Surface-mount ceramic multilayer capacitors

C Array: Class 2, Y5V 25 V size 0612 (4 × 0603)

FEATURES

- 4 × 0603 capacitors (of the same capacitance value) per array
- Less than 50% board space of an equivalent discrete component
- High volumetric efficiency
- Dense dielectric layers
- Supplied in tape on reel or loose in bag
- Increased throughput by time saved in mounting
- Cost savings on manufacturing time.

APPLICATIONS

- Professional electronics
- High density consumer electronics
- Automotive.

DESCRIPTION

Each capacitor element consists of a rectangular block of ceramic dielectric in which a number of interleaved precious metal electrodes are contained. This structure gives rise to a high capacitance per unit volume.

The inner electrodes are connected to the two terminations, copper dipped with a barrier layer of plated nickel and finally covered with a layer of plated tin (NiSn). An outline of the structure is shown in Fig.1.

QUICK REFERENCE DATA

DESCRIPTION	VALUE
Rated voltage U_R (DC)	25 V (IEC)
Capacitance range (E3 series)	10 nF to 100 nF
Tolerance on capacitance	-20 to +80% (Z)
Sectional specifications	IEC 60384-10, second edition 1989-04; also based on CECC 32 100
Detailed specification	based on CECC 32 101-801
Climatic category (IEC 60 68)	25/85/21





Fig.1 Simplified outline.

Surface-mount ceramic multilayer capacitors

C Array: Class 2, Y5V 25 V size 0612 (4 × 0603)

MECHANICAL DATA



Physical dimensions

Table 1 Capacitor dimensions for product size 0612 (4 × 0603); see Fig.2

CASE SIZE	L	W	T		A	B	P
			MIN.	MAX.			
Dimensions in millimetres							
0612 (4 × 0603)	3.2 ±0.15	1.60 ±0.15	0.50	0.70	0.40 ±0.1	0.30 ±0.2	0.80 ±0.1
Dimensions in inches							
0612 (4 × 0603)	0.125 ±0.006	0.063 ±0.006	0.020	0.028	0.016 ±0.006	0.012 ±0.006	0.031 ±0.004

Surface-mount ceramic multilayer capacitors

**C Array: Class 2, Y5V 25 V
size 0612 (4 × 0603)**

DIMENSIONS OF SOLDER LANDS




Table 2 Solder land dimensions; see Fig.3

CASE SIZE	FOOTPRINT DIMENSIONS (mm)				
	A	B	C	D	E
0612 (4 × 0603)	2.54 ±0.15	0.89 ±0.10	0.76 ±0.10	0.80 ±0.10	0.45 ±0.10

**Surface-mount ceramic
multilayer capacitors**
**C Array: Class 2, Y5V 25 V
size 0612 (4 × 0603)**
SELECTION CHART FOR 25 V

C (pF)	LAST TWO DIGITS OF 12NC	25 V
		0612 (4 × 0603)
10	23	
22	27	0.6 ±0.1
47	32	
100	36	

Note

1. Values in shaded cells indicate thickness class.

Thickness classification and packing quantities

THICKNESS CLASSIFICATION (mm)	8 mm TAPE WIDTH QUANTITY PER REEL
	Ø180 mm; 7"
	PAPER
0.6 ±0.1	4 000


Surface-mount ceramic multilayer capacitors

C Array: Class 2, Y5V 25 V size 0612 (4 × 0603)

ORDERING INFORMATION

Components may be ordered by using either a Phycomp's unique 12NC or simple 15-digit clear text code.

Ordering code 12NC (preferred)



Clear text code

EXAMPLE: 06122F104K7B20D

Size Code	Temp. Char.	Capacitance	Tol.	Vol.	Termination	Packing	Marking	Series
0612 (4 × 0603)	2F = Y5V	104 = 100000 pF; the third digit signifies the number of zeros	Z = -20/+80%	8 = 25 V	B = NiSn	2 = 180 mm; 7" paper	0 = no marking	D = BME

Surface-mount ceramic multilayer capacitors

**C Array: Class 2, Y5V 25 V
size 0612 (4 × 0603)**

ELECTRICAL CHARACTERISTICS

Class 1 capacitors; Y5V dielectric; NiSn terminations

Unless otherwise stated all electrical values apply at an ambient temperature of 25 ± 1 °C, an atmospheric pressure of 86 to 106 kPa, and a relative humidity of 63 to 67%.




DESCRIPTION	VALUE
Capacitance range (E3 series); note 1	10 nF to 100 nF
Tolerance on capacitance after 1000 hours	-20 to +80% (Z)
Tan δ ; note 1	$\leq 7\%$
Insulation resistance after 1 minute at U_R (DC):	$R_{ins} \times C \geq 500$ s
Ageing	typical 7% per time decade
Resistance to soldering heat	260 °C; 10 seconds

Note

1. Measured at 1 V, 1 kHz, using a four-gauge method.

Surface-mount ceramic multilayer capacitors

C Array: Class 2, Y5V 25 V size 0612 (4 × 0603)



Surface-mount ceramic multilayer capacitors

C Array: Class 2, Y5V 25 V size 0612 (4 × 0603)

TESTS AND REQUIREMENTS

Table 3 Test procedures and requirements

IEC 60384-10/ CECC 32 100 CLAUSE	IEC 60068-2 TEST METHOD	TEST	PROCEDURE	REQUIREMENTS
4.4		mounting	the capacitors may be mounted on printed-circuit boards or ceramic substrates by applying wave soldering, reflow soldering (including vapour phase soldering) or conductive adhesive	no visible damage
4.5		visual inspection and dimension check	any applicable method using $\times 10$ magnification	in accordance with specification
4.6.1		capacitance	$f = 1$ kHz; measuring voltage $1 V_{\text{rms}}$ at 25°C	within specified tolerance
4.6.2		$\tan \delta$	$f = 1$ kHz; measuring voltage $1 V_{\text{rms}}$ at 25°C	in accordance with specification
4.6.3		insulation resistance	at U_R (DC) for 1 minute	$R_i C_R \geq 500$ s
4.6.4		voltage proof	$2.5 \times U_R$ for 1 minute	no breakdown or flashover
4.7.1		temperature coefficient	between minimum and maximum temperature	in accordance with specification
4.8		adhesion	a force of 5 N applied for 10 s to the line joining the terminations and in a plane parallel to the substrate	no visible damage
4.9		bond strength of plating on end face	mounted in accordance with CECC 32 100, paragraph 4.4	no visible damage
			conditions: bending 1 mm at a rate of 1 mm/s, radius jig 340 mm	$\Delta C/C: \leq 10\%$
4.10	Tb	resistance to soldering heat	preconditioning: 120 to 150 °C during 1 minute; 260 \pm 5 °C for 10 \pm 0.5 s in a static solder bath	the terminations shall be well tinned after recovery $\Delta C/C: \pm 20\%$ $\tan \delta$: original specification R_{ins} : original specification
		resistance to leaching	260 \pm 5 °C for 30 \pm 1 s in a static solder bath	using visual enlargement of $\times 10$, dissolution of the terminations shall not exceed 10%

**Surface-mount ceramic
multilayer capacitors**
**C Array: Class 2, Y5V 25 V
size 0612 (4 × 0603)**

IEC 60384-10/ CECC 32 100 CLAUSE	IEC 60068-2 TEST METHOD	TEST	PROCEDURE	REQUIREMENTS
4.11	Ta	solderability	zero hour test, and test after storage (20 to 24 months) in original packing in normal atmosphere; unmounted chips completely immersed for 2 ± 0.5 s in a solder bath at 235 ± 5 °C	the terminations shall be well tinned
4.12	Na	rapid change of temperature	preconditioning: between minimum and maximum temperature, 5 cycles	no visible damage after 48 hours recovery; $\Delta^{\circ}\text{C}/\text{C}: \leq 20\%$
4.14	Ca	damp heat	preconditioning: (for initial value measurement): 500 \pm 12 hours at 40 °C; 90 to 95% RH; U_R applied	pretreatment: $\Delta^{\circ}\text{C}/\text{C}: +30\%/-40\%$ $\tan \delta: \leq 9\%$ $R_{\text{ins}}: 500 \text{ M}\Omega$ or $R_i C_R \geq 25 \text{ s}$, whichever is less
4.15		endurance	preconditioning: (thermal treatment) $2 \times U_R$ at 125 °C for 1000 hours, recovery 48 \pm 4 hours at room temperature	pretreatment: $\Delta^{\circ}\text{C}/\text{C}: +30\%/-40\%$ $\tan \delta: \leq 9\%$ $R_{\text{ins}}: 1000 \text{ M}\Omega$ or $R_i C_R \geq 50 \text{ s}$, whichever is less

**Surface-mount ceramic
multilayer capacitors****C Array: Class 2, Y5V 25 V
size 0612 (4 × 0603)****REVISION HISTORY**

Revision	Date	Change Notification	Description
Rev.3	2001 May 30	-	- Converted to Phycomp brand
Rev.4	2003 Mar 06	-	- Updated company logo
Rev.5	2003 Jul 18	-	- Cover page revised