
Synchronous SRAM chip, 18M-bit density, featuring a 512K x 36 configuration. Offers a maximum access time of 3 ns and a maximum clock rate of 200 MHz with SDR data rate architecture. This surface-mount component utilizes a 100-pin TQFP package with gull-wing leads, measuring 20mm x 14mm x 1.4mm. Operates at a typical 3.3V supply voltage, with a range of 3.135V to 3.6V, and supports a pipelined architecture.
Cypress CY7C1380DV33-200AXI technical specifications.
Download the complete datasheet for Cypress CY7C1380DV33-200AXI to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.