Synchronous SRAM chip featuring 36M bit density, 1M x 36 configuration, and 0.45 ns maximum access time. This dual-port memory operates at a maximum clock rate of 633 MHz with a QDR data rate architecture. Housed in a 165-pin FBGA package with a 1 mm pin pitch, it supports surface mounting and operates at 1.8V. The component is designed for high-speed applications with a pipelined architecture.
Cypress CY7C2265XV18-633BZXC technical specifications.
Download the complete datasheet for Cypress CY7C2265XV18-633BZXC to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.