
P-channel enhancement mode power MOSFET featuring a 20V drain-source voltage and 0.6A continuous drain current. This single-element transistor is housed in a compact 1.2mm x 1.2mm x 0.48mm X1-DFN surface-mount package with 3 pins. Key specifications include a maximum gate-source voltage of ±8V, a gate threshold voltage of 1V, and a low drain-source on-resistance of 1000mΩ at 4.5V. Typical gate charge is 0.8nC at 8V, and input capacitance is 46.1pF at 10V. Maximum power dissipation is 800mW, with an operating temperature range of -55°C to 150°C.
Diodes DMP21D5UFD-7 technical specifications.
| Basic Package Type | Non-Lead-Frame SMT |
| Package Family Name | DFN |
| Package/Case | X1-DFN |
| Lead Shape | No Lead |
| Pin Count | 3 |
| PCB | 3 |
| Package Length (mm) | 1.2 |
| Package Width (mm) | 1.2 |
| Package Height (mm) | 0.48 |
| Seated Plane Height (mm) | 0.5 |
| Pin Pitch (mm) | 0.4 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Configuration | Single |
| Category | Power MOSFET |
| Channel Mode | Enhancement |
| Channel Type | P |
| Number of Elements per Chip | 1 |
| Maximum Drain Source Voltage | 20V |
| Maximum Gate Source Voltage | ±8V |
| Maximum Continuous Drain Current | 0.6A |
| Maximum Gate Threshold Voltage | 1V |
| Maximum Drain Source Resistance | [email protected]mOhm |
| Typical Gate Charge @ Vgs | 0.8@8V|[email protected]nC |
| Typical Input Capacitance @ Vds | 46.1@10VpF |
| Maximum Power Dissipation | 800mW |
| Min Operating Temperature | -55°C |
| Max Operating Temperature | 150°C |
| Cage Code | 6M0U4 |
| EU RoHS | Yes |
| HTS Code | 8541210095 |
| Schedule B | 8541210080 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Download the complete datasheet for Diodes DMP21D5UFD-7 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.