Synchronous SRAM chip, 72M-bit density, 4M x 18 configuration, featuring a 0.45ns maximum access time and 350MHz maximum clock rate. This dual-port memory utilizes QDR architecture with a pipelined design. It operates at a typical supply voltage of 1.8V, with a range of 1.7V to 1.9V. The component is housed in a 165-pin Fine Pitch Ball Grid Array (FBGA) package, designed for surface mounting.
PackageFBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
GSI GS8662DT19BD-350I technical specifications.
General
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FBGA |
| Package Description | Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 165 |
| PCB | 165 |
| Package Length (mm) | 15 |
| Package Width (mm) | 13 |
| Package Height (mm) | 0.94(Max) |
| Seated Plane Height (mm) | 1.4(Max) |
| Pin Pitch (mm) | 1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Density | 72Mbit |
| Address Bus Width | 20bit |
| Maximum Access Time | 0.45ns |
| Timing Type | Synchronous |
| Maximum Clock Rate | 350MHz |
| Data Rate Architecture | QDR |
| Density in Bits | 75497472bit |
| Maximum Operating Current | 705mA |
| Typical Operating Supply Voltage | 1.8V |
| Number of Bits per Word | 18bit |
| Number of Ports | 2 |
| Number of Words | 4M |
| Min Operating Supply Voltage | 1.7V |
| Max Operating Supply Voltage | 1.9V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 100°C |
| Architecture | Pipelined |
Compliance
| Cage Code | 3BKC7 |
| EU RoHS | No |
| HTS Code | 8542320041 |
| Schedule B | 8542320040 |
| ECCN | 3A991.b.2.b |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Datasheet
GSI GS8662DT19BD-350I Datasheet
Download the complete datasheet for GSI GS8662DT19BD-350I to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.