
Async SRAM chip, 1M-bit density (128K x 8), featuring a 55ns maximum access time. This 32-pin TSOP-I surface-mount component operates from a 4.5V to 5.5V supply, with a typical 5V requirement. The asynchronous memory utilizes a 17-bit address bus and offers a 128K word count. Housed in a plastic Thin Small Outline Package (Type I) with gull-wing leads, it measures 8mm x 18.4mm x 1mm.
Lyontek LY621024LL-55LLIT technical specifications.
Download the complete datasheet for Lyontek LY621024LL-55LLIT to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.