8-bit AVR RISC Microcontroller (MCU) featuring 32KB Flash program memory and 2.5KB RAM. This surface-mount device offers a 20 MHz maximum clock rate and 48 programmable I/Os. Connectivity includes I2C, SPI, USART, and USB interfaces. Packaged in a 64-pin QFN EP with an exposed pad, measuring 9x9x0.95mm, it operates from 3.3V to 5.5V and supports a temperature range of -40°C to 85°C.
PackageQFN EP
MountingSurface Mount
Quick Jump:
Technical Specifications
Microchip ATmega32U6-MU technical specifications.
General
| Basic Package Type | Non-Lead-Frame SMT |
| Package Family Name | QFN |
| Package/Case | QFN EP |
| Package Description | Quad Flat No Lead Package, Exposed Pad |
| Lead Shape | No Lead |
| Pin Count | 64 |
| PCB | 64 |
| Package Length (mm) | 9 |
| Package Width (mm) | 9 |
| Package Height (mm) | 0.95(Max) |
| Seated Plane Height (mm) | 1(Max) |
| Pin Pitch (mm) | 0.5 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Family Name | ATmega |
| Data Bus Width | 8bit |
| Instruction Set Architecture | RISC |
| Maximum Clock Rate | 20MHz |
| Maximum CPU Frequency | 20MHz |
| Device Core | AVR |
| Program Memory Type | Flash |
| Program Memory Size | 32KB |
| RAM Size | 2.5KB |
| Number of Programmable I/Os | 48 |
| Core Architecture | AVR |
| Programmability | Yes |
| Number of Timers | 4 |
| Interface Type | I2C/SPI/USART/USB |
| CAN | 0 |
| I2C | 1 |
| SPI | 1 |
| Ethernet | 0 |
| UART | 0 |
| USART | 1 |
| USB | 1 |
| I2S | 0 |
| Max Operating Supply Voltage | 5.5V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
| ADC Channels | 8 |
| Number of ADCs | Single |
Compliance
| Cage Code | 60991 |
| EU RoHS | Yes |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Datasheet
Microchip ATmega32U6-MU Datasheet
Download the complete datasheet for Microchip ATmega32U6-MU to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.