8M-bit NOR Flash memory with Parallel/Serial interface, operating at 3V/3.3V. Features 1M x 8 organization, 32 pins, and a Plastic Leaded Chip Carrier (PLCC) package with J-lead for surface mounting. Offers 11ns/50ns access times, symmetrical block architecture with boot block at the top, and supports programming voltages from 3 to 3.6V and 11.4 to 12.6V. Operates within a temperature range of 0°C to 70°C.
PackagePLCC
MountingSurface Mount
Quick Jump:
Technical Specifications
Micron M50LPW080K1 technical specifications.
General
| Basic Package Type | Lead-Frame SMT |
| Package Family Name | LCC |
| Package/Case | PLCC |
| Package Description | Plastic Leaded Chip Carrier |
| Lead Shape | J-Lead |
| Pin Count | 32 |
| PCB | 32 |
| Package Length (mm) | 14.05(Max) |
| Package Width (mm) | 11.51(Max) |
| Package Height (mm) | 3.56(Max) - 0.38(Min) |
| Seated Plane Height (mm) | 3.56(Max) |
| Pin Pitch (mm) | 1.27 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Density | 8Mbit |
| Interface Type | Parallel|Serial |
| Maximum Operating Current | 60mA |
| Block Organization | Symmetrical |
| Architecture | Sectored |
| Programming Voltage | 3 to 3.6|11.4 to 12.6V |
| Timing Type | Asynchronous|Synchronous |
| Maximum Access Time | 11/50ns |
| Number of Words | 1M |
| Boot Block | Yes |
| Typical Operating Supply Voltage | 3|3.3V |
| Address Bus Width | 4/11bit |
| Location of Boot Block | Top |
| Number of Bits per Word | 8bit |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 70°C |
Compliance
| Cage Code | 6Y440 |
| EU RoHS | No |
| HTS Code | 8542320071 |
| Schedule B | 8542320070 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Datasheet
Micron M50LPW080K1 Datasheet
Download the complete datasheet for Micron M50LPW080K1 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.