8M-bit NOR Flash memory with a parallel interface, featuring 512K words x 16 bits. This surface-mount component operates at 1.8V, offering a maximum access time of 100ns. It utilizes an asymmetrical, sectored architecture with a bottom boot block and a 19-bit address bus. Packaged in a 48-pin TFBGA (7mm x 7mm x 1mm) with 0.8mm pitch, it supports programming voltages from 1.65V to 2.2V and 11.4V to 12.6V, with a maximum operating current of 20mA. Operating temperature range is 0°C to 70°C.
PackageTFBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
Micron M59DR008F100ZB1T technical specifications.
General
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | TFBGA |
| Package Description | Thin Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 48 |
| PCB | 48 |
| Package Length (mm) | 7 |
| Package Width (mm) | 7 |
| Package Height (mm) | 1(Max) |
| Seated Plane Height (mm) | 1(Max) |
| Pin Pitch (mm) | 0.8 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Density | 8Mbit |
| Interface Type | Parallel |
| Maximum Operating Current | 20mA |
| Block Organization | Asymmetrical |
| Architecture | Sectored |
| Programming Voltage | 1.65 to 2.2|11.4 to 12.6V |
| Timing Type | Asynchronous |
| Maximum Access Time | 100ns |
| Number of Words | 512K |
| Boot Block | Yes |
| Typical Operating Supply Voltage | 1.8V |
| Address Bus Width | 19bit |
| Location of Boot Block | Bottom |
| Number of Bits per Word | 16bit |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 70°C |
Compliance
| Cage Code | 6Y440 |
| HTS Code | 8542320071 |
| Schedule B | 8542320070 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2002/95/EC |
Datasheet
Micron M59DR008F100ZB1T Datasheet
Download the complete datasheet for Micron M59DR008F100ZB1T to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.