The 74LVC373APW112 is an 8-bit D-Type latch with 3-STATE outputs, operating over a supply voltage range of 1.2V to 3.6V. It features a propagation delay of 3ns and a turn-on delay time of 1.5ns. The device is constructed using CMOS technology and has a quiescent current of 40uA. The 74LVC373APW112 is available in a TSSOP package, with a lead-free finish and a surface mount configuration.
PackageTSSOP
MountingSurface Mount
PolarityNon-Inverting
Quick Jump:
Technical Specifications
NXP 74LVC373APW112 technical specifications.
General
| Package/Case | TSSOP |
| Contact Plating | Gold |
| High Level Output Current | -24mA |
| Independent Circuits | 1 |
| Lead Free | Lead Free |
| Logic Function | D-Type, Latch |
| Low Level Output Current | 24mA |
| Max Operating Temperature | 125°C |
| Min Operating Temperature | -40°C |
| Max Supply Voltage | 3.6V |
| Min Supply Voltage | 1.2V |
| Mount | Surface Mount |
| Number of Bits | 8 |
| Number of Circuits | 8 |
| Number of Elements | 1 |
| Number of Input Lines | 8 |
| Number of Output Lines | 8 |
| Output Type | 3-STATE |
| Package Quantity | 75 |
| Packaging | Rail/Tube |
| Polarity | Non-Inverting |
| Propagation Delay | 3ns |
| Quiescent Current | 40uA |
| Series | 74LVC |
| Technology | CMOS |
| Turn-On Delay Time | 1.5ns |
Compliance
| RoHS | Compliant |
Datasheet
NXP 74LVC373APW112 Datasheet
Download the complete datasheet for NXP 74LVC373APW112 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.
Product Images
