256Mbit SDRAM chip, 16Mx16 organization, 16-bit data bus width, and 15-bit address bus width. Features a maximum clock rate of 133 MHz, 4 internal banks, and 4M words per bank. Operates at a typical 3.3V supply voltage with a maximum access time of 6 ns. Housed in a 54-pin TSOP (Thin Small Outline Package) with gull-wing leads for surface mounting.
Qimonda HYB39S256160AT-7.5 technical specifications.
Download the complete datasheet for Qimonda HYB39S256160AT-7.5 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.