24-pin QFN EP clock multiplexer, surface mountable with a 0.5mm pin pitch. Features 8 LVCMOS outputs and LVCMOS/Sine Wave inputs, supporting a maximum input frequency of 13.4 MHz. Operates within a 1.62V to 1.98V supply voltage range and a temperature range of -40°C to 85°C. Package dimensions are 4mm x 4mm x 0.95mm (Max).
PackageQFN EP
MountingSurface Mount
Quick Jump:
Technical Specifications
Renesas 6P30006ANLGI8 technical specifications.
General
| Basic Package Type | Non-Lead-Frame SMT |
| Package Family Name | QFN |
| Package/Case | QFN EP |
| Package Description | Quad Flat No Lead Package, Exposed Pad |
| Lead Shape | No Lead |
| Pin Count | 24 |
| PCB | 24 |
| Package Length (mm) | 4 |
| Package Width (mm) | 4 |
| Package Height (mm) | 0.95(Max) |
| Seated Plane Height (mm) | 1(Max) |
| Pin Pitch (mm) | 0.5 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MO-220VGGD-2 |
| Type | Clock Multiplexer |
| Number of Outputs per Chip | 8 |
| Output Logic Level | LVCMOS |
| Input Logic Level | LVCMOS|Sine Wave |
| Maximum Input Frequency | 13.4MHz |
| Min Operating Supply Voltage | 1.62V |
| Max Operating Supply Voltage | 1.98V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
Compliance
| Cage Code | SAN34 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Datasheet
Renesas 6P30006ANLGI8 Datasheet
Download the complete datasheet for Renesas 6P30006ANLGI8 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.