2-output, zero-delay clock driver featuring LP-HCSL differential signaling. This surface-mount integrated circuit operates with a 24-pin MLF EP package, measuring 4x4x0.88mm with a 0.5mm pin pitch. It supports differential input and output signals across a frequency range of 30 MHz to 137.5 MHz, with a maximum cycle-to-cycle jitter of 25 ps and maximum output skew of 50 ps. Designed for SMT mounting, it functions within an operating temperature range of 0°C to 70°C.
PackageMLF EP
MountingSurface Mount
Quick Jump:
Technical Specifications
Renesas 9DBV0231AKLFT technical specifications.
General
| Basic Package Type | Non-Lead-Frame SMT |
| Package Family Name | QFN |
| Package/Case | MLF EP |
| Package Description | Micro Lead Frame, Exposed Pad |
| Lead Shape | No Lead |
| Pin Count | 24 |
| PCB | 24 |
| Package Length (mm) | 4 |
| Package Width (mm) | 4 |
| Package Height (mm) | 0.88 |
| Seated Plane Height (mm) | 0.9 |
| Pin Pitch (mm) | 0.5 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Type | Clock Driver |
| Number of Inputs | 1 |
| Number of Outputs | 2 |
| Input Signal Type | Differential |
| Output Signal Type | Differential |
| Input Logic Level | HCSL |
| Output Logic Level | LP-HCSL |
| Minimum Input Frequency | 30MHz |
| Maximum Input Frequency | 137.5MHz |
| Minimum Output Frequency | 30MHz |
| Maximum Output Frequency | 137.5MHz |
| Maximum Cycle to Cycle Jitter | 25ps |
| Maximum Duty Cycle | 55% |
| Maximum Output Skew | 50ps |
| Spread Spectrum | No |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 70°C |
Compliance
| Cage Code | SAN34 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Datasheet
Renesas 9DBV0231AKLFT Datasheet
Download the complete datasheet for Renesas 9DBV0231AKLFT to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.