Triple 3-input NAND gate logic IC featuring OPEN-COLLECTOR output. Operates with a 5V supply voltage (4.75V to 5.25V) and utilizes TTL technology. This component has a maximum operating temperature of 75°C and a minimum of -20°C, with a typical propagation delay of 32ns. It is housed in a 14-pin plastic DIP package with a 2.54mm terminal pitch.
Quick Jump:
Technical Specifications
Renesas HD74LS12P technical specifications.
General
| Height - Seated (Max) | 5.06mm |
| JESD-30 Code | R-PDIP-T14 |
| JESD-609 Code | e0 |
| Length | 19.2mm |
| Load Capacitance | 15pF |
| Logic IC Type | NAND GATE |
| Max I(ol) | 8A |
| Max Operating Temperature | 75°C |
| Min Operating Temperature | -20°C |
| Number of Functions | 3 |
| Number of Inputs | 3 |
| Output Characteristics | OPEN-COLLECTOR |
| Package Body Material | Plastic |
| Package Code | DIP |
| Package Equivalence Code | DIP14,.3 |
| Package Shape | Rectangular |
| Package Style | IN-LINEMeter |
| Power Supplies | 5V |
| Power Supply Current-Max (ICC) | 3.3mA |
| Prop. Delay@Nom-Sup | 32ns |
| Propagation Delay (tpd) | 32ns |
| Qualification Status | Not Qualified |
| RoHS Compliant | No |
| Schmitt Trigger | No |
| Supply Voltage-Max (Vsup) | 5.25V |
| Supply Voltage-Min (Vsup) | 4.75V |
| Supply Voltage-Nom (Vsup) | 5V |
| Surface Mount | No |
| Technology | TTL |
| Temperature Grade | COMMERCIAL EXTENDED |
| Terminal Finish | Tin |
| Terminal Form | Through Hole |
| Terminal Pitch | 2.54mm |
| Terminal Position | DUAL |
| Width | 7.62mm |
Compliance
| RoHS | Not Compliant |
Datasheet
Renesas HD74LS12P Datasheet
Download the complete datasheet for Renesas HD74LS12P to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.