16-bit CISC microcontroller featuring a ROMLess architecture and a 144-pin LQFP package. Operates at a maximum clock rate of 20 MHz with a 16-bit data bus. Includes 10KB of RAM, 123 programmable I/Os, and 11 timers. Offers 5 UART interfaces and a single 8-bit DAC with 2 channels, alongside 10 ADC channels. Designed for surface mounting with a 0.5mm pin pitch and a 20x20mm plastic package.
PackageLQFP
MountingSurface Mount
Quick Jump:
Technical Specifications
Renesas M30802SGP#ZNY technical specifications.
General
| Basic Package Type | Lead-Frame SMT |
| Package Family Name | QFP |
| Package/Case | LQFP |
| Package Description | Low Profile Quad Flat Package |
| Lead Shape | Gull-wing |
| Pin Count | 144 |
| PCB | 144 |
| Package Length (mm) | 20 |
| Package Width (mm) | 20 |
| Package Height (mm) | 1.4 |
| Seated Plane Height (mm) | 1.6(Max) |
| Pin Pitch (mm) | 0.5 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-026BFB |
| Family Name | M16C |
| Data Bus Width | 16bit |
| Instruction Set Architecture | CISC |
| Maximum Clock Rate | 20MHz |
| Maximum CPU Frequency | 20MHz |
| Program Memory Type | ROMLess |
| RAM Size | 10KB |
| Number of Programmable I/Os | 123 |
| Programmability | No |
| Number of Timers | 11 |
| Interface Type | UART |
| CAN | 0 |
| I2C | 0 |
| SPI | 0 |
| Ethernet | 0 |
| UART | 5 |
| USART | 0 |
| USB | 0 |
| I2S | 0 |
| Max Operating Supply Voltage | 5.5V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
| ADC Channels | 10 |
| Number of ADCs | Single |
| DAC Channels | 2 |
| DAC Resolution | 8bit |
| Number of DACs | Single |
Compliance
| Cage Code | SAN34 |
| EU RoHS | No |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Datasheet
Renesas M30802SGP#ZNY Datasheet
Download the complete datasheet for Renesas M30802SGP#ZNY to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.