8-bit CISC microcontroller featuring 8KB ROM and 384B RAM. This surface-mount device utilizes a 32-pin LQFP package with a 0.8mm pin pitch, measuring 7x7x1.4mm. It operates at a maximum clock rate of 6 MHz and includes 29 programmable I/Os, five timers, and one UART interface. The microcontroller supports 8 ADC channels and operates within a voltage range of 2.7V to 5.5V, with an operating temperature range of -20°C to 85°C.
PackageLQFP
MountingSurface Mount
Quick Jump:
Technical Specifications
Renesas M37540M2T-440GP technical specifications.
General
| Basic Package Type | Lead-Frame SMT |
| Package Family Name | QFP |
| Package/Case | LQFP |
| Package Description | Low Profile Quad Flat Package |
| Lead Shape | Gull-wing |
| Pin Count | 32 |
| PCB | 32 |
| Package Length (mm) | 7 |
| Package Width (mm) | 7 |
| Package Height (mm) | 1.4 |
| Seated Plane Height (mm) | 1.7(Max) |
| Pin Pitch (mm) | 0.8 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-026BBA |
| Family Name | 740 |
| Data Bus Width | 8bit |
| Instruction Set Architecture | CISC |
| Maximum Clock Rate | 6MHz |
| Maximum CPU Frequency | 6MHz |
| Device Core | 740 |
| Program Memory Type | ROM |
| Program Memory Size | 8KB |
| RAM Size | 384B |
| Number of Programmable I/Os | 29 |
| Programmability | Yes |
| Number of Timers | 5 |
| Interface Type | UART |
| CAN | 0 |
| I2C | 0 |
| SPI | 0 |
| Ethernet | 0 |
| UART | 1 |
| USART | 0 |
| USB | 0 |
| I2S | 0 |
| Max Operating Supply Voltage | 5.5V |
| Min Operating Temperature | -20°C |
| Max Operating Temperature | 85°C |
| ADC Channels | 8 |
| Number of ADCs | Single |
Compliance
| Cage Code | SAN34 |
| EU RoHS | No |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Datasheet
Renesas M37540M2T-440GP Datasheet
Download the complete datasheet for Renesas M37540M2T-440GP to view detailed technical specifications.
No datasheet is available for this part.