Synchronous SRAM chip offering 36M-bit density with a 1M x 36 configuration. Features a 0.45ns maximum access time and operates at a maximum clock rate of 200MHz with QDR architecture. This 165-pin FBGA package is designed for surface mounting, with dimensions of 17mm x 15mm x 1.08mm and a 1mm pin pitch. Operates from a 1.7V to 1.9V supply, with a typical voltage of 1.8V, and supports a 19-bit address bus.
Renesas R1Q2A3636BBG-50RB technical specifications.
Download the complete datasheet for Renesas R1Q2A3636BBG-50RB to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.