DDR3L SDRAM memory chip, 2 Gbit density, organized as 256Mx8. Features an 8-bit data bus width and supports a maximum clock rate of 1333 MHz. Operates at a typical supply voltage of 1.35V, with a 82-pin FBGA surface mount package. Offers 8 internal banks and 20 ns maximum access time.
PackageFBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
SK Hynix H5TC2G83BFR-H9A technical specifications.
General
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FBGA |
| Package Description | Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 82 |
| PCB | 82 |
| Package Length (mm) | 11 |
| Package Width (mm) | 9.4 |
| Package Height (mm) | 0.76 |
| Seated Plane Height (mm) | 1.1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Density | 2Gbit |
| Type | DDR3L SDRAM |
| Organization | 256Mx8 |
| Data Bus Width | 8bit |
| Maximum Clock Rate | 1333MHz |
| Number of Internal Banks | 8 |
| Number of Words per Bank | 32M |
| Maximum Access Time | 20ns |
| Density in Bits | 2147483648bit |
| Address Bus Width | 18bit |
| Maximum Operating Current | 85mA |
| Typical Operating Supply Voltage | 1.35V |
| Max Operating Supply Voltage | 1.45V |
| Min Operating Supply Voltage | 1.283V |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 85°C |
Compliance
| Cage Code | 9162F |
| EU RoHS | Yes |
| HTS Code | 8542320036 |
| Schedule B | 8542320023 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2002/95/EC |
Datasheet
SK Hynix H5TC2G83BFR-H9A Datasheet
Download the complete datasheet for SK Hynix H5TC2G83BFR-H9A to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.