32-bit ARM Cortex M3 RISC microcontroller featuring an 80 MHz clock rate and 96KB Flash program memory. This MCU offers 32KB RAM, 46 programmable I/Os, and 5 timers. It supports I2C, SPI, SSI, and UART interfaces, with a single ADC and 2 ADC channels. Packaged in a 100-pin LQFP (Low Profile Quad Flat Package) with a 0.5mm pin pitch, this surface-mount component operates from -40°C to 105°C with a supply voltage range of 2.75V to 3.6V.
PackageLQFP
MountingSurface Mount
Quick Jump:
Technical Specifications
Texas Instruments LM3S1435-EQC80-A2 technical specifications.
General
| Basic Package Type | Lead-Frame SMT |
| Package Family Name | QFP |
| Package/Case | LQFP |
| Package Description | Low Profile Quad Flat Package |
| Lead Shape | Gull-wing |
| Pin Count | 100 |
| PCB | 100 |
| Package Length (mm) | 14.2(Max) |
| Package Width (mm) | 14.2(Max) |
| Package Height (mm) | 1.45(Max) |
| Seated Plane Height (mm) | 1.6(Max) |
| Pin Pitch (mm) | 0.5 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-026 |
| Family Name | Stellaris |
| Data Bus Width | 32bit |
| Instruction Set Architecture | RISC |
| Maximum Clock Rate | 80MHz |
| Maximum CPU Frequency | 80MHz |
| Device Core | ARM Cortex M3 |
| Program Memory Type | Flash |
| Program Memory Size | 96KB |
| RAM Size | 32KB |
| Number of Programmable I/Os | 46 |
| Core Architecture | ARM |
| Programmability | Yes |
| Number of Timers | 5 |
| Interface Type | I2C/SPI/SSI/UART |
| Max Operating Supply Voltage | 2.75|3.6V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 105°C |
| ADC Channels | 2 |
| Number of ADCs | Single |
Compliance
| Cage Code | 01295 |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Datasheet
Texas Instruments LM3S1435-EQC80-A2 Datasheet
Download the complete datasheet for Texas Instruments LM3S1435-EQC80-A2 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.