32-bit ARM Cortex M3 RISC microcontroller featuring an 80 MHz clock rate and 256KB Flash program memory. This surface-mount device offers 64KB RAM, 52 programmable I/Os, and 6 timers. Integrated interfaces include 2 I2C and 3 UART channels. Packaged in a 108-pin NFBGA (10x10x1.02mm) with 0.8mm pin pitch, it operates from 2.75V to 3.6V across a -40°C to 85°C temperature range.
PackageNFBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
Texas Instruments LM3S1968-IBZ80 technical specifications.
General
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | NFBGA |
| Package Description | Plastic Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 108 |
| PCB | 108 |
| Package Length (mm) | 10 |
| Package Width (mm) | 10 |
| Package Height (mm) | 1.02 |
| Seated Plane Height (mm) | 1.36 |
| Pin Pitch (mm) | 0.8 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MO-219 |
| Family Name | Stellaris |
| Data Bus Width | 32bit |
| Instruction Set Architecture | RISC |
| Maximum Clock Rate | 80MHz |
| Maximum CPU Frequency | 80MHz |
| Device Core | ARM Cortex M3 |
| Program Memory Type | Flash |
| Program Memory Size | 256KB |
| RAM Size | 64KB |
| Number of Programmable I/Os | 52 |
| Core Architecture | ARM |
| Programmability | Yes |
| Number of Timers | 6 |
| Interface Type | I2C/SSI/UART |
| CAN | 0 |
| I2C | 2 |
| SPI | 0 |
| Ethernet | 0 |
| UART | 3 |
| USART | 0 |
| USB | 0 |
| I2S | 0 |
| Max Operating Supply Voltage | 2.75|3.6V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
| ADC Channels | 8 |
| Number of ADCs | Single |
Compliance
| Cage Code | 01295 |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Datasheet
Texas Instruments LM3S1968-IBZ80 Datasheet
Download the complete datasheet for Texas Instruments LM3S1968-IBZ80 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.