32-bit ARM Cortex M3 RISC microcontroller featuring 128KB Flash program memory and 24KB RAM. Operates at up to 50 MHz with 67 programmable I/Os. Includes CAN, I2C, SSI, UART, and USB interfaces, with dual ADCs offering 16 channels each. Packaged in a 108-pin NFBGA (10x10x1.02mm) for surface mounting, operating from 1.2V/3.3V and -40°C to 85°C.
PackageNFBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
Texas Instruments LM3S5K31-IBZ50-C0 technical specifications.
General
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | NFBGA |
| Package Description | Plastic Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 108 |
| PCB | 108 |
| Package Length (mm) | 10 |
| Package Width (mm) | 10 |
| Package Height (mm) | 1.02 |
| Seated Plane Height (mm) | 1.36 |
| Pin Pitch (mm) | 0.8 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MO-219 |
| Family Name | Stellaris |
| Data Bus Width | 32bit |
| Instruction Set Architecture | RISC |
| Maximum Clock Rate | 50MHz |
| Maximum CPU Frequency | 50MHz |
| Device Core | ARM Cortex M3 |
| Program Memory Type | Flash |
| Program Memory Size | 128KB |
| RAM Size | 24KB |
| Number of Programmable I/Os | 67 |
| Core Architecture | ARM |
| Programmability | Yes |
| Number of Timers | 3 |
| Interface Type | CAN/I2C/SSI/UART/USB |
| CAN | 1 |
| I2C | 2 |
| SPI | 0 |
| Ethernet | 0 |
| UART | 3 |
| USART | 0 |
| USB | 1 |
| I2S | 0 |
| Max Operating Supply Voltage | 1.32|3.6V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
| ADC Channels | 16/16 |
| Number of ADCs | Dual |
Compliance
| Cage Code | 01295 |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Datasheet
Texas Instruments LM3S5K31-IBZ50-C0 Datasheet
Download the complete datasheet for Texas Instruments LM3S5K31-IBZ50-C0 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.