32-bit ARM Cortex M3 RISC microcontroller featuring 256KB Flash program memory and 48KB RAM. This surface-mount device operates at up to 25 MHz, offering 67 programmable I/Os and dual ADCs with 16 channels each. Connectivity includes I2C, SPI, SSI, and UART interfaces. The component is housed in a 108-pin NFBGA package with a 0.8mm pin pitch, supporting a wide operating voltage range of 1.2V/3.3V and an extended temperature range of -40°C to 105°C.
PackageNFBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
Texas Instruments LM3S5R31-EBZ25-C0 technical specifications.
General
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | NFBGA |
| Package Description | Plastic Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 108 |
| PCB | 108 |
| Package Length (mm) | 10 |
| Package Width (mm) | 10 |
| Package Height (mm) | 1.02 |
| Seated Plane Height (mm) | 1.36 |
| Pin Pitch (mm) | 0.8 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MO-219 |
| Family Name | Stellaris |
| Data Bus Width | 32bit |
| Instruction Set Architecture | RISC |
| Maximum Clock Rate | 25MHz |
| Maximum CPU Frequency | 25MHz |
| Device Core | ARM Cortex M3 |
| Program Memory Type | Flash |
| Program Memory Size | 256KB |
| RAM Size | 48KB |
| Number of Programmable I/Os | 67 |
| Core Architecture | ARM |
| Programmability | Yes |
| Number of Timers | 4 |
| Interface Type | I2C/SPI/SSI/UART |
| Max Operating Supply Voltage | 1.32|3.6V |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 105°C |
| ADC Channels | 16/16 |
| Number of ADCs | Dual |
Compliance
| Cage Code | 01295 |
| HTS Code | 8542310001 |
| Schedule B | 8542310000 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Datasheet
Texas Instruments LM3S5R31-EBZ25-C0 Datasheet
Download the complete datasheet for Texas Instruments LM3S5R31-EBZ25-C0 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.