Texas Instruments
SN74LS114AN
Dual J-K Negative-Edge-Triggered Flip-Flops with Preset, Common CLR and CLK 14-PDIP 0 to 70
Quick Jump:
Technical Specifications
Texas Instruments SN74LS114AN technical specifications.
General
| Max Operating Temperature | 70 |
| Number of Terminals | 14 |
| Min Operating Temperature | 0 |
| Terminal Position | DUAL |
| JEDEC Package Code | R-PDIP-T14 |
| Width | 7.62 |
| Length | 19.305 |
| Pin Count | 14 |
| Number of Functions | 1 |
| Temperature Grade | COMMERCIAL |
| Supply Voltage-Nom (Vsup) | 5 |
| Supply Voltage-Max (Vsup) | 5.25 |
| Supply Voltage-Min (Vsup) | 4.75 |
| Logic IC Type | J-K FLIP-FLOP |
| Family | LS |
| Propagation Delay (tpd) | 20 |
| Number of Bits | 2 |
| Load Capacitance | 15 |
| Output Polarity | COMPLEMENTARY |
| Power Supply Current-Max (ICC) | 6 |
| Trigger Type | NEGATIVE EDGE |
| fmax-Min | 45 |
Compliance
| RoHS | No |
| Lead Free | No |
| HTS Code | 8542.39.00.01 |
| REACH | not_compliant |
| Military Spec | False |
Datasheet
Texas Instruments SN74LS114AN Datasheet
Download the complete datasheet for Texas Instruments SN74LS114AN to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.