CMOS OR Gate IC, featuring a single 2-input OR element. This integrated circuit is housed in a 5-pin SMV (Small Outline Transistor) package with gull-wing leads for surface mounting. The SSOP package family, specifically the SOT-25 Jedec standard, offers a compact footprint with dimensions of 2.9mm length, 1.6mm width, and 1.1mm height, a 0.95mm pin pitch, and a seated plane height of 1.15mm. Operating within a temperature range of -40°C to 85°C, this logic gate is built on CMOS process technology and belongs to the 4000B logic family.
PackageSMV
MountingSurface Mount
Quick Jump:
Technical Specifications
Toshiba TC4S71F(T5LCANO,F) technical specifications.
General
| Basic Package Type | Lead-Frame SMT |
| Package Family Name | SSOP |
| Package/Case | SMV |
| Package Description | Small Outline Transistor |
| Lead Shape | Gull-wing |
| Pin Count | 5 |
| PCB | 5 |
| Package Length (mm) | 2.9 |
| Package Width (mm) | 1.6 |
| Package Height (mm) | 1.1 |
| Seated Plane Height (mm) | 1.15 |
| Pin Pitch (mm) | 0.95 |
| Package Weight (g) | 0.014 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | SOT-25 |
| Logic Family | 4000B |
| Logic Function | OR |
| Process Technology | CMOS |
| Number of Elements per Chip | 1 |
| Number of Element Inputs | 2-IN |
| Number of Element Outputs | 1 |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
Compliance
| Cage Code | S0562 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2002/95/EC |
Datasheet
Toshiba TC4S71F(T5LCANO,F) Datasheet
Download the complete datasheet for Toshiba TC4S71F(T5LCANO,F) to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.