CMOS OR Gate IC featuring 4 independent 2-input OR elements. This integrated circuit utilizes High-speed CMOS (HC) logic family technology and is housed in a 14-pin Plastic Dual In-line Package (PDIP) for through-hole mounting. The PDIP package measures 19.75mm (max) in length, 6.4mm in width, and 3.5mm in height, with a 2.54mm pin pitch. Operating across a temperature range of -40°C to 85°C, this component provides a reliable solution for digital logic applications.
PackagePDIP
MountingThrough Hole
Quick Jump:
Technical Specifications
Toshiba TC74HC32AP(HQ) technical specifications.
General
| Basic Package Type | Through Hole |
| Package Family Name | DIP |
| Package/Case | PDIP |
| Package Description | Plastic Dual In Line Package |
| Lead Shape | Through Hole |
| Pin Count | 14 |
| PCB | 14 |
| Package Length (mm) | 19.75(Max) |
| Package Width (mm) | 6.4 |
| Package Height (mm) | 3.5 |
| Seated Plane Height (mm) | 4.15 |
| Pin Pitch (mm) | 2.54 |
| Package Weight (g) | 0.96 |
| Package Material | Plastic |
| Mounting | Through Hole |
| Jedec | MS-001AA |
| Logic Family | HC |
| Logic Function | OR |
| Process Technology | CMOS |
| Number of Elements per Chip | 4 |
| Number of Element Inputs | 2-IN |
| Number of Element Outputs | 1 |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 85°C |
Compliance
| Cage Code | S0562 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Datasheet
Toshiba TC74HC32AP(HQ) Datasheet
Download the complete datasheet for Toshiba TC74HC32AP(HQ) to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.