N-channel enhancement mode power MOSFET featuring 80V drain-source voltage and 157A continuous drain current. This single element silicon transistor utilizes U-MOS VIII-H process technology and is housed in a TO-220SIS package with a 3-pin through-hole mounting configuration. Key specifications include a low drain-source on-resistance of 4.5 mOhm at 10V, a typical gate charge of 81 nC, and a maximum power dissipation of 45000 mW. Operating temperature range is -55°C to 150°C.
PackageTO-220SIS
MountingThrough Hole
Quick Jump:
Technical Specifications
Toshiba TK72A08N1 technical specifications.
General
| Basic Package Type | Through Hole |
| Package Family Name | TO-220 |
| Package/Case | TO-220SIS |
| Pin Count | 3 |
| PCB | 3 |
| Tab | Tab |
| Package Length (mm) | 10 |
| Package Width (mm) | 4.5 |
| Package Height (mm) | 15 |
| Seated Plane Height (mm) | 17 |
| Pin Pitch (mm) | 2.54 |
| Package Material | Plastic |
| Mounting | Through Hole |
| Configuration | Single |
| Category | Power MOSFET |
| Channel Mode | Enhancement |
| Channel Type | N |
| Number of Elements per Chip | 1 |
| Process Technology | U-MOS VIII-H |
| Maximum Drain Source Voltage | 80V |
| Maximum Gate Source Voltage | ±20V |
| Maximum Continuous Drain Current | 157A |
| Material | Si |
| Maximum Gate Threshold Voltage | 4V |
| Maximum Drain Source Resistance | 4.5@10VmOhm |
| Typical Gate Charge @ Vgs | 81@10VnC |
| Typical Gate Charge @ 10V | 81nC |
| Typical Input Capacitance @ Vds | 5500@40VpF |
| Maximum Power Dissipation | 45000mW |
| Min Operating Temperature | -55°C |
| Max Operating Temperature | 150°C |
Compliance
| Cage Code | S0562 |
| EU RoHS | Yes |
| HTS Code | 8541290095 |
| Schedule B | 8541290080 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| RoHS Versions | 2002/95/EC |
Datasheet
Toshiba TK72A08N1 Datasheet
Download the complete datasheet for Toshiba TK72A08N1 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.