
Field Programmable Gate Array (FPGA) with 14,579 logic cells and 18,224 registers, built on 45nm process technology. This device features 576 Kbit of RAM, 32 dedicated DSP blocks, and 32 Block RAMs, supporting up to 576 user I/Os. It operates at 1.2V and offers transceiver speeds of 3.2 Gbps. Packaged in a 900-pin Fine Pitch Ball Grid Array (FBGA) with a 1mm pin pitch, it is designed for surface mounting and operates across a temperature range of -40°C to 100°C.
Xilinx XC6SLX16-3FGG900I technical specifications.
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FBGA |
| Package Description | Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 900 |
| PCB | 900 |
| Package Length (mm) | 31 |
| Package Width (mm) | 31 |
| Package Height (mm) | 1.75 |
| Seated Plane Height (mm) | 2.25 |
| Pin Pitch (mm) | 1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-034 |
| Family Name | Spartan®-6 LX |
| Maximum Number of User I/Os | 576 |
| Number of Registers | 18224 |
| RAM Bits | 576Kbit |
| Device Logic Cells | 14579 |
| Process Technology | 45nm |
| Number of Multipliers | 64 (18x18) |
| Programmability | Yes |
| Transceiver Speed | 3.2Gbps |
| Program Memory Type | SRAM |
| Min Operating Temperature | -40°C |
| Max Operating Temperature | 100°C |
| Dedicated DSP | 32 |
| Speed Grade | 3 |
| Device Number of DLLs/PLLs | 6 |
| Total Number of Block RAM | 32 |
| Cage Code | 68994 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | 3A991.d |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Download the complete datasheet for Xilinx XC6SLX16-3FGG900I to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.