Field Programmable Gate Array (FPGA) with 24,051 logic cells and 30,064 registers, built on 45nm process technology. Features 936 Kbit RAM, 76 18x18 multipliers, and 38 dedicated DSP blocks. Offers 576 maximum user I/Os and 6 DLLs/PLLs. Operates with a transceiver speed of 3.2 Gbps and is programmed via SRAM. Packaged in a 900-pin Fine Pitch Ball Grid Array (FBGA) for surface mounting, with dimensions of 31x31x1.75mm and a 1mm pin pitch. Suitable for operation between -40°C and 100°C.
PackageFBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
Xilinx XC6SLX25-3FG900I technical specifications.
General
Basic Package Type
Ball Grid Array
Package Family Name
BGA
Package/Case
FBGA
Package Description
Fine Pitch Ball Grid Array
Lead Shape
Ball
Pin Count
900
PCB
900
Package Length (mm)
31
Package Width (mm)
31
Package Height (mm)
1.75
Seated Plane Height (mm)
2.25
Pin Pitch (mm)
1
Package Material
Plastic
Mounting
Surface Mount
Jedec
MS-034
Family Name
Spartan®-6 LX
Maximum Number of User I/Os
576
Number of Registers
30064
RAM Bits
936Kbit
Device Logic Cells
24051
Process Technology
45nm
Number of Multipliers
76 (18x18)
Programmability
Yes
Transceiver Speed
3.2Gbps
Program Memory Type
SRAM
Min Operating Temperature
-40°C
Max Operating Temperature
100°C
Dedicated DSP
38
Speed Grade
3
Device Number of DLLs/PLLs
6
Total Number of Block RAM
52
Compliance
Cage Code
68994
EU RoHS
No
HTS Code
8542390001
Schedule B
8542390000
ECCN
3A991.d
Automotive
No
AEC Qualified
No
PPAP
No
Radiation Hardening
No
RoHS Versions
2011/65/EU, 2015/863
Datasheet
Xilinx XC6SLX25-3FG900I Datasheet
Download the complete datasheet for Xilinx XC6SLX25-3FG900I to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.