Field Programmable Gate Array (FPGA) with 9152 logic cells and 11440 registers. Features 576 Kbit RAM, 32 (18x18) multipliers, and 16 dedicated DSP blocks. Operates on 45nm technology with a 3.2 Gbps transceiver speed. Housed in a 324-pin Chip Scale Ball Grid Array (CSBGA) package, measuring 15mm x 15mm x 0.9mm, for surface mounting. Supports up to 200 user I/Os and includes 6 DLLs/PLLs.
PackageCSBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
Xilinx XC6SLX9-L1CSG324C technical specifications.
General
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | CSBGA |
| Package Description | Chip Scale Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 324 |
| PCB | 324 |
| Package Length (mm) | 15 |
| Package Width (mm) | 15 |
| Package Height (mm) | 0.9 |
| Seated Plane Height (mm) | 1.5(Max) |
| Pin Pitch (mm) | 0.8 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Family Name | Spartan®-6 LX |
| Maximum Number of User I/Os | 200 |
| Number of Registers | 11440 |
| RAM Bits | 576Kbit |
| Device Logic Cells | 9152 |
| Process Technology | 45nm |
| Number of Multipliers | 32 (18x18) |
| Programmability | Yes |
| Transceiver Speed | 3.2Gbps |
| Program Memory Type | SRAM |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 85°C |
| Dedicated DSP | 16 |
| Speed Grade | 1L |
| Device Number of DLLs/PLLs | 6 |
| Total Number of Block RAM | 32 |
Compliance
| Cage Code | 68994 |
| EU RoHS | Yes |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | 3A991.d |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU, 2015/863 |
Datasheet
Xilinx XC6SLX9-L1CSG324C Datasheet
Download the complete datasheet for Xilinx XC6SLX9-L1CSG324C to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.