Ultra-low phase-noise clock oscillator provides a 100.000 MHz HCMOS output from a 3.3 VDC supply. The surface-mount package measures 5.0 mm by 7.5 mm, and the family covers 12.000 MHz to 125.000 MHz. Frequency stability options include ±25 ppm, with operating-temperature options shown for commercial, extended, and industrial ranges. The 100 MHz phase-noise plot shows about -121.8 dBc/Hz at 100 Hz offset and about -168.3 dBc/Hz at 10 MHz offset. The device is RoHS compliant.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the Crystek CCHD-575-25-100.000 datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
| Frequency | 100.000MHz |
| Frequency Range | 12.000 to 125.000MHz |
| Supply Voltage | 3.30VDC |
| Output Type | HCMOS |
| Package Size | 5.0 x 7.5mm |
| Mounting Type | SMD |
| Frequency Stability | ±25ppm |
| Phase Noise Floor Typical | -165dBc/Hz |
| Phase Noise Floor Maximum | -161dBc/Hz |
| Phase Noise at 100 Hz Offset | -121.7521dBc/Hz |
| Phase Noise at 1 kHz Offset | -143.3196dBc/Hz |
| Phase Noise at 10 kHz Offset | -154.5018dBc/Hz |
| Phase Noise at 100 kHz Offset | -162.0330dBc/Hz |
| Phase Noise at 1 MHz Offset | -166.1491dBc/Hz |
| Phase Noise at 10 MHz Offset | -168.2571dBc/Hz |
| RoHS | Compliant |
Download the complete datasheet for Crystek CCHD-575-25-100.000 to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
These are design resources that include the Crystek CCHD-575-25-100.000
Design guide for the DC1795A demonstration circuit featuring the LTC6950 1.4GHz low jitter PLL with five clock outputs, EZSync technology, and ClockWizard software support.
