CPLD MAX® Family 3.75K Gates 192 Macro Cells 50MHz 0.65um (CMOS) Technology 5V 84-Pin PLCC
Cypress CY7C341B-25JXI technical specifications.
No datasheet is available for this part.
