CPLD MAX® Family 2.5K Gates 128 Macro Cells 33.3MHz 0.65um (CMOS) Technology 5V 84-Pin PLCC
Cypress CY7C346B-35JXC technical specifications.
No datasheet is available for this part.
