Synchronous SRAM chip, 4M-bit density, 256K words x 18 bits. Features 7.5 ns maximum access time and 117 MHz maximum clock rate with SDR data rate architecture. Operates at a typical 2.5V supply voltage, with a 2-port, flow-through architecture. Packaged in a 119-pin BGA with a 1.27mm pin pitch, suitable for surface mounting.
PackageBGA
MountingSurface Mount
Quick Jump:
Technical Specifications
Integrated Silicon Solution IS61NVF25618A-7.5B2 technical specifications.
General
Basic Package Type
Ball Grid Array
Package Family Name
BGA
Package/Case
BGA
Package Description
Plastic Ball Grid Array
Lead Shape
Ball
Pin Count
119
PCB
119
Package Length (mm)
22.2(Max)
Package Width (mm)
14.2(Max)
Package Height (mm)
1.7(Max)
Seated Plane Height (mm)
2.41(Max)
Pin Pitch (mm)
1.27
Package Material
Plastic
Mounting
Surface Mount
Density
4Mbit
Address Bus Width
18bit
Maximum Access Time
7.5ns
Timing Type
Synchronous
Maximum Clock Rate
117MHz
Data Rate Architecture
SDR
Density in Bits
4194304bit
Maximum Operating Current
155mA
Typical Operating Supply Voltage
2.5V
Number of Bits per Word
18bit
Number of Ports
2
Number of Words
256K
Min Operating Supply Voltage
2.45V
Max Operating Supply Voltage
2.55V
Min Operating Temperature
0°C
Max Operating Temperature
70°C
Architecture
Flow-Through
Compliance
Cage Code
1J9V2
EU RoHS
No
HTS Code
8542320041
Schedule B
8542320040
ECCN
3A991.b.2.a
Automotive
No
AEC Qualified
No
PPAP
No
Radiation Hardening
No
RoHS Versions
2011/65/EU, 2015/863
Datasheet
Integrated Silicon Solution IS61NVF25618A-7.5B2 Datasheet
Download the complete datasheet for Integrated Silicon Solution IS61NVF25618A-7.5B2 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.