Field Programmable Gate Array (FPGA) with 531,200 logic cells and 424,960 registers, built on 40nm process technology. Features 1024 18x18 multipliers, 27,376 Kbit RAM bits, and 128 dedicated DSP blocks. Includes 24 transceiver blocks supporting 8.5 Gbps speeds and 44 SERDES channels, along with 2 PCI blocks and 1 Ethernet MAC. Offers 560 user I/Os and supports various external memory interfaces including DDR2/DDR3 SDRAM. Packaged in a 1152-pin FC-HFBGA (42.5x42.5x2.8mm) for surface mounting.
Checking distributor stock and pricing after the page loads.
Sign in to ask questions about the Intel EP4SGX530HH35C2NES datasheet using AI. Get instant answers about specifications, features, and technical details, ideal for finding information in larger documents.
Sign In to ChatWidest selection of semiconductors and electronic components in stock and ready to ship ™
Intel EP4SGX530HH35C2NES technical specifications.
| Basic Package Type | Ball Grid Array |
| Package Family Name | BGA |
| Package/Case | FC-HFBGA |
| Package Description | Flip Chip Hybrid Fine Pitch Ball Grid Array |
| Lead Shape | Ball |
| Pin Count | 1152 |
| PCB | 1152 |
| Package Length (mm) | 42.5 |
| Package Width (mm) | 42.5 |
| Package Height (mm) | 2.8 |
| Seated Plane Height (mm) | 3.3 |
| Pin Pitch (mm) | 1 |
| Package Material | Plastic |
| Mounting | Surface Mount |
| Jedec | MS-034AAV-1 |
| Family Name | Stratix® IV GX |
| Maximum Number of User I/Os | 560 |
| Number of Registers | 424960 |
| RAM Bits | 27376Kbit |
| Device Logic Cells | 531200 |
| Process Technology | 40nm |
| Ethernet MACs | 1 |
| Number of Multipliers | 1024 (18x18) |
| Programmability | Yes |
| Transceiver Blocks | 24 |
| Transceiver Speed | 8.5Gbps |
| Program Memory Type | SRAM |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 85°C |
| Dedicated DSP | 128 |
| PCI Blocks | 2 |
| Maximum Number of SERDES Channels | 44 |
| Speed Grade | 2 |
| Differential I/O Standards Supported | LVPECL|LVDS |
| Single-Ended I/O Standards Supported | LVTTL|LVCMOS |
| External Memory Interface | DDR2 SDRAM|DDR3 SDRAM|RLDRAM II|QDRII+SRAM |
| Device Number of DLLs/PLLs | 6 |
| Supported IP Core | Viterbi Compiler, Low-Speed/Hybrid Serial Decoder|V-by-One HS|UART|SD/MMC SPI |
| Supported IP Core Manufacture | Altera/CAST, Inc/Bitec/Eureka Technology Inc/El Camino GmbH |
| Total Number of Block RAM | 64+1280 |
| Cage Code | 4BA62 |
| EU RoHS | Yes with Exemption |
| HTS Code | 8542390001 |
| Schedule B | 8542390000 |
| ECCN | 3A001.a.7.a |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Download the complete datasheet for Intel EP4SGX530HH35C2NES to view detailed technical specifications.
The embedded preview will load automatically when this section scrolls into view.
