DDR3 SDRAM module offering 1Gbyte total density with a 72-bit data bus width. Features a 240-pin UDIMM package with a 1.0mm pin pitch, supporting a maximum clock rate of 1066 MHz. Operates at a typical supply voltage of 1.5V and includes ECC support. Designed for socket mounting with a single rank configuration.
PackageUDIMM
MountingSocket
Quick Jump:
Technical Specifications
Micron MT9JSF12872AZ-1G1F1 technical specifications.
General
| Basic Package Type | Non-Lead-Frame SMT |
| Package Family Name | DIM |
| Package/Case | UDIMM |
| Package Description | Unbuffered Dual In Line Memory Module |
| Lead Shape | No Lead |
| Pin Count | 240 |
| PCB | 240 |
| Package Length (mm) | 133.5(Max) |
| Package Width (mm) | 2.7(Max) |
| Package Height (mm) | 30.5(Max) |
| Pin Pitch (mm) | 1 |
| Mounting | Socket |
| Jedec | MO-269 |
| Main Category | DRAM Module |
| Total Density | 1Gbyte |
| Module Type | 240UDIMM |
| Maximum Clock Rate | 1066MHz |
| Chip Density | 1Gbit |
| Subcategory | DDR3 SDRAM |
| Data Bus Width | 72bit |
| Number of Chip per Module | 9 |
| Organization | 128Mx72 |
| Typical Operating Supply Voltage | 1.5V |
| Maximum Operating Current | 3510mA |
| Min Operating Supply Voltage | 1.425V |
| Max Operating Supply Voltage | 1.575V |
| Min Operating Temperature | 0°C |
| Max Operating Temperature | 70°C |
| Chip Configuration | 128Mx8 |
| ECC Support | Yes |
| Number of Ranks | Single |
| CAS Latency | 7 |
Compliance
| Cage Code | 6Y440 |
| EU RoHS | Yes with Exemption |
| HTS Code | 8473301140 |
| Schedule B | 8473300002 |
| ECCN | EAR99 |
| Automotive | No |
| AEC Qualified | No |
| PPAP | No |
| Radiation Hardening | No |
| RoHS Versions | 2011/65/EU |
Datasheet
Micron MT9JSF12872AZ-1G1F1 Datasheet
Download the complete datasheet for Micron MT9JSF12872AZ-1G1F1 to view detailed technical specifications.
This datasheet cannot be embedded due to technical restrictions.